Digitally controlled output buffer to incrementally match line i

Details Digitally controlled output buffer to incrementally match line i Digitally controlled output buffer to incrementally match line i

1997-02-21

1998-09-15

Westin, Edward P.

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Signal level or switching threshold stabilization

326 30, 326 86, 377 45, 377 55, H03K 1900, G06M 300

Patent

active

058084789

ABSTRACT:
An output buffer with a slew rate that is load independent is comprised of an output buffer (14) that is connected to an output terminal (12). The output buffer (14) is controlled such that it can drive a load (18) with different drive levels by changing the transconductance internal thereto. The transition on the input to the buffer (14) is passed through an intrinsic delay block (34) and variable delay block (40) to provide a delay signal on a node (42). A first phase detector latch (50) with a first threshold voltage compares this transition with the transition on the output terminal (12). A second phase detector latch (60) with a second threshold voltage, also compares this delayed transition with that on the output terminal (12). If both of the latches (50) and (60) indicate that the delayed transition occurred after the transition on the output terminal (12), a control signal on a line (78) is changed by incrementing a counter (74). This will increase the drive to a load (18). If the transition on the output terminal (12) occurs after the delayed transition, then the counter (74) increments the count value in the opposite direction, increasing the drive to the load (18) to increase the speed of the output driver (14).

REFERENCES:
patent: 4698828 (1987-10-01), Hiramoto
patent: 4815113 (1989-03-01), Ludwig et al.
patent: 4939389 (1990-07-01), Cox et al.
patent: 4979194 (1990-12-01), Kawano
patent: 5134311 (1992-07-01), Biber et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5220208 (1993-06-01), Schenck
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5422608 (1995-06-01), Levesque
patent: 5521952 (1996-05-01), Morishima
Mano Computer Engineering: Hardware Design. Prentice Hall, NJ. 1988. pp. 124-126.

Affiliated with

Also associated with

Rating

Digitally controlled output buffer to incrementally match line i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digitally controlled output buffer to incrementally match line i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digitally controlled output buffer to incrementally match line i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-92209