Digital signal processing circuitry having integrated timing inf

Details Digital signal processing circuitry having integrated timing inf Digital signal processing circuitry having integrated timing inf

1998-09-04

2000-11-21

Beausoliel, Jr., Robert W.

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

Using delay

713500, 327149, 327152, 714700, G06F 112, G06F 1342, H04L 500, H04L 700

Patent

active

061516821

ABSTRACT:
Digital signal processing circuitry implemented in ASICs or FPGAs is built by combining multi-component constructs (e.g. macrocells). These circuits may be modified to include a timing channel by augmenting selected ones of the constructs to include a path which propagates a timing signal with a delay that compensates for the signal processing delay through the construct. The selected constructs are those that are used in a critical processing path in the digital signal processing circuitry. A timing compensation circuit may also be defined as a construct. This block receives two digital data signals having accompanying timing signals and delays the first signal that provides valid data until the second signal also provides valid data, as determined by their timing signals. A configurable arithmetic and logic unit (ALU) made using these techniques includes a timing compensation circuit, a look-up table and an accumulator. The configurable ALU may also include a timing signal selection circuit which selects between the each of two input timing signals, the logical AND of the input timing signals and the logical OR of the two input timing signals to produce an output timing signal. A programmable multiply-accumulator includes a matrix of multipliers, each of which may receive one of a plurality of input signals. The input signals are delayed through a pipeline and a portion of this pipeline is reserved for delaying one or more timing signals associated with the plurality of input signals. The delayed timing signals form the timing signals that are associated with the output signal of the programmable multiply accumulator.

REFERENCES:
patent: 4674125 (1987-06-01), Carlson et al.
patent: 4691294 (1987-09-01), Humpleman
patent: 4709394 (1987-11-01), Bessler et al.
patent: 4760542 (1988-07-01), Mehrgardt et al.
patent: 4916659 (1990-04-01), Persoon et al.
patent: 5187800 (1993-02-01), Sutherland
patent: 5359674 (1994-10-01), van der Wal
patent: 5561617 (1996-10-01), van der Wal
patent: 5640525 (1997-06-01), Yumoto et al.
patent: 5819075 (1998-10-01), Forsmo
patent: 5918042 (1999-06-01), Furber
patent: 5982827 (1999-11-01), Duffner et al.
Lu, Shih-Lien, Implementation of Micropipelines in Enable/Disable CMOS Differential Logic, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 3, No. 2, Jun. 1995, pp. 338-341.

Affiliated with

Also associated with

Rating

Digital signal processing circuitry having integrated timing inf does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital signal processing circuitry having integrated timing inf, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital signal processing circuitry having integrated timing inf will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1267262