Digital delay locked loop circuit using synchronous delay line

Details Digital delay locked loop circuit using synchronous delay line Digital delay locked loop circuit using synchronous delay line

1996-12-23

1999-05-04

Chin, Stephen

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

375376, 327161, 327158, 331 25, 370 58, H03K 514

Patent

active

059011904

ABSTRACT:
A digital locked loop circuit having a synchronous delay line, an input node for receiving an external clock signal, and an internal clock node for generating an internal clock signal synchronized with the external clock signal. The digital locked loop circuit includes; a delay buffer for generating a first clock signal by delaying the external clock signal by a predetermined time; a main delay for generating a second clock signal by delaying the first clock signal by a predetermined time; a first delay line consisting of a plurality of serially connected first unit delays, each of the plurality of first unit delays generating a first unit delay output signal by delaying the second clock signal by a predetermined unit length; a second delay line consisting of a plurality of serially connected second unit delays, each of the plurality of second unit delays generating a second unit delay output signal by delaying the first clock signal by a predetermined unit length; switching means for coupling the first clock signal to the internal clock node in response to an enable signal, the switching means having a plurality of switches, each of the plurality of switches connected between an output node of a corresponding second unit delay of the second delay line and the internal clock node; and phase comparing means for generating the enable signal for a predetermined switch of the plurality of switches when the first clock signal is in phase with at least one first unit delay output signal, the phase comparing means being connected between an output node of a first unit delay and an enable port of a corresponding switch of the plurality of switches of the switching means.

REFERENCES:
patent: 5287025 (1994-02-01), Nishimichi
patent: 5295164 (1994-03-01), Yamamura
patent: 5463337 (1995-10-01), Leonowich
patent: 5669003 (1997-09-01), Saeki
patent: 5708382 (1998-01-01), Park

Affiliated with

Also associated with

Rating

Digital delay locked loop circuit using synchronous delay line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital delay locked loop circuit using synchronous delay line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital delay locked loop circuit using synchronous delay line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1875629