Differential read-out circuit for fuse memory cells

Details Differential read-out circuit for fuse memory cells Differential read-out circuit for fuse memory cells

2008-07-22

2008-07-22

Auduong, Gene N. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

C365S154000, C365S225700, C327S525000

Reexamination Certificate

active

11358374

ABSTRACT:
A read-out circuit is disclosed, where the circuit reads information out of a memory unit comprising two non-volatile memory cells. The cells have different programming states, and the memory information of the memory unit is given by the programming states of the two memory cells. The read-out circuit has a volatile signal memory, the inputs of which are connected to the read outputs of the memory cells.

REFERENCES:
patent: 4168537 (1979-09-01), Uchida
patent: 5414671 (1995-05-01), Fukumoto
patent: 6020777 (2000-02-01), Bracchitta et al.
patent: 6108261 (2000-08-01), Kim et al.
patent: 6121820 (2000-09-01), Shishikura
patent: 6201733 (2001-03-01), Hiraki et al.
patent: 6201750 (2001-03-01), Busch et al.
patent: 6373771 (2002-04-01), Fifield et al.
patent: 6384664 (2002-05-01), Hellums et al.
patent: 6498526 (2002-12-01), Lim et al.
patent: 2002/0008544 (2002-01-01), Lim et al.
patent: 0 511 560 (1992-11-01), None
“Halbleiter-Schaltungstechnik” (“Semiconductor Circuitry” ) U. Tietze and Ch. Schenk, Springer Verlag, Berlin, 12thEdition, 2002, p. 639.

Affiliated with

Also associated with

Rating

Differential read-out circuit for fuse memory cells does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential read-out circuit for fuse memory cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential read-out circuit for fuse memory cells will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3918824