Die-to-insert permanent connection and method of forming

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257737, H01L 2348

Patent

active

061336386

ABSTRACT:
The invention disclosed herein is a semiconductor die assembly and method of making the same having a die and insert substrate that are electrically interconnected by diffusing gold bumps attached to the connecting surface of the substrate to aluminum-based bond pads on the die to form a permanent die-to-insert connection. The process for diffusing the gold bumps into the bond pads preferably occurs during a burn-in process wherein pressure and heat are applied to the die/substrate assembly without melting the gold bumps until a permanent die-to-insert substrate connection is properly made.

REFERENCES:
patent: 3621564 (1971-11-01), Tanaka et al.
patent: 3753290 (1973-08-01), Zandonatti
patent: 4293637 (1981-10-01), Hatada et al.
patent: 4693770 (1987-09-01), Hatada
patent: 4899107 (1990-02-01), Corbett et al.
patent: 4930001 (1990-05-01), Williams
patent: 5180974 (1993-01-01), Mitchell et al.
patent: 5189505 (1993-02-01), Bartelink
patent: 5249450 (1993-10-01), Wood et al.
patent: 5276955 (1994-01-01), Noddin et al.
patent: 5341979 (1994-08-01), Gupta
patent: 5346857 (1994-09-01), Scharr et al.
patent: 5369545 (1994-11-01), Bhattacharyya et al.
patent: 5397997 (1995-03-01), Tuckerman et al.
patent: 5408190 (1995-04-01), Wood et al.
patent: 5426266 (1995-06-01), Brown et al.
patent: 5435734 (1995-07-01), Chow
patent: 5438224 (1995-08-01), Papageorge et al.
patent: 5440241 (1995-08-01), King et al.
patent: 5447886 (1995-09-01), Rai
patent: 5451274 (1995-09-01), Gupta
patent: 5468655 (1995-11-01), Greer
patent: 5523586 (1996-06-01), Sakurai
patent: 5550407 (1996-08-01), Ogashiwa
patent: 5675889 (1997-10-01), Acocella et al.
patent: 5677575 (1997-10-01), Maeta et al.
patent: 5786271 (1998-07-01), Ohida et al.
patent: 5821627 (1998-10-01), Mori et al.
patent: 5897341 (1999-04-01), Love et al.
Koopman, Nicholas, G., et al. "Chip-To-Package Interconnections", Microelectronics Packaging Handbook, pp. 361-391, undated.
Wolf, S., Silicon Processing for the VLSI ERA, vol. 2, Lattice Press, 1990, pp. 337.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Die-to-insert permanent connection and method of forming does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Die-to-insert permanent connection and method of forming, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Die-to-insert permanent connection and method of forming will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-472062

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.