Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing
Patent
1997-03-20
2000-08-15
Nguyen, Hoa T.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Memory testing
365201, G11C 2900, G11C 1300
Patent
active
061051527
ABSTRACT:
Methods for testing semiconductor memory devices are performed during the writing and reading of test information to and from memory cells. During the tests, operational parameters such as commencement of timing signals and the voltage levels thereof which are employed to activate components of a memory device are controllably adjusted in an effort to intentionally imbalance or alter the voltage differential appearing on the bit lines. If the memory device has a defect, the voltage levels on the bit lines are altered to such a degree that the sense amplifier, although properly sensing the voltage differential, incorrectly senses the intended test information stored in the memory cells. As the parameters are manipulated, the test information written into the memory cells is compared with the test information written from the memory cell and error signals are generated when the information is not the same. Circuitry for performing methods for testing semiconductor memory devices during the writing and reading of test information to and from memory cells is also disclosed. Such circuitry includes signal generation circuitry for generating timing signals, preparatory and control circuitry for preparing and selecting individual memory cells, word lines and bit lines for read and write operations, and analyzing circuitry to evaluate the results of the sense amplifier and the data written into and read from the memory cells and to discern defects in the memory cells.
REFERENCES:
patent: 3047841 (1962-07-01), Lundi
patent: 3252097 (1966-05-01), Homan
patent: 3548177 (1970-12-01), Hartlipp et al.
patent: 3633174 (1972-01-01), Griffin
patent: 3737637 (1973-06-01), Frankeny et al.
patent: 3916306 (1975-10-01), Patti
patent: 4025768 (1977-05-01), Missios et al.
patent: 4081701 (1978-03-01), White, Jr. et al.
patent: 4239993 (1980-12-01), McAlexander, III et al.
patent: 4502140 (1985-02-01), Proebsting
patent: 4527254 (1985-07-01), Ryan et al.
patent: 4654849 (1987-03-01), White, Jr. et al.
patent: 4849973 (1989-07-01), Kubota
patent: 4855628 (1989-08-01), Jun
patent: 4860259 (1989-08-01), Tobita
patent: 4868823 (1989-09-01), White, Jr. et al.
patent: 5023840 (1991-06-01), Tobita
patent: 5043945 (1991-08-01), Bader
patent: 5216678 (1993-06-01), Nawaki
patent: 5223792 (1993-06-01), El-Ayat et al.
patent: 5265057 (1993-11-01), Furuyama et al.
patent: 5276647 (1994-01-01), Matsui et al.
patent: 5291449 (1994-03-01), Dehara
patent: 5299163 (1994-03-01), Mortigami
patent: 5315554 (1994-05-01), Nanba
patent: 5339273 (1994-08-01), Taguchi
patent: 5343432 (1994-08-01), Matsou et al.
patent: 5357572 (1994-10-01), Bianco et al.
patent: 5377152 (1994-12-01), Kushiyama et al.
patent: 5570317 (1996-10-01), Rossen et al.
patent: 5761451 (1998-06-01), Abert et al.
Duesman Kevin G.
Heitzeberg Edward J.
Micro)n Technology, Inc.
Nguyen Hoa T.
LandOfFree
Devices and methods for testing cell margin of memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Devices and methods for testing cell margin of memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Devices and methods for testing cell margin of memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2019382