Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-02-17
2002-03-12
Whitehead, Jr., Carl (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S296000, C257S905000
Reexamination Certificate
active
06355954
ABSTRACT:
FIELD OF THE INVENTION
The field of the present invention relates generally to devices and the fabrication of devices. More particularly, the invention relates to devices with an asymmetrical channel dopant profile which improves the off current behavior and the fabrication of such devices.
BACKGROUND OF THE INVENTION
The fabrication of modem integrated circuits (ICs) involves the formation of features that make up devices, such as transistors and capacitors, and the interconnection of such devices to achieve a desired electrical function. Since the cost of fabricating ICs is inversely related to the number of ICs per wafer, there is a continued demand to produce a greater number of ICs per wafer. With the advent of new photolithographic techniques, fabrication of features with increasingly smaller dimensions was made possible, thereby increasing the density of devices which in turn increases the number of ICs per wafer.
In particular, the fabrication of random access memories (RAMs), such as dynamic random access memories (DRAMs), has fostered significant advances in improving device density. Typically, DRAMs comprise memory cells that are configured in rows (wordlines) and columns (bitlines) to provide storage of information. A memory cell comprises a pass transistor connected to, for example, a storage capacitor referred to as the “node” or “storage node”. The pass transistor comprises a source, a drain, and a gate. Oppositely charged dopants having varying concentrations are, for example, ion implanted or diffused into the semiconductor substrate to form the source, channel which is located beneath the gate, and drain of the transistor. These various oppositely charged doped regions may be referred to in the art as retrograde or contradoped wells. Generally in a DRAM cell, the source corresponds to the bitline, the gate corresponds to the wordline, and the drain is coupled to the node. Support circuitry, such as row and column address decoders, drivers, and sense amplifiers, are used to activate the desired cell or cells within the array of cells. When a cell is activated, the transistor allows data to be read or written into the node.
An important consideration in designing the pass transistor is its off current (I
off
) characteristic. The I
off
is directly related to the leakage current of the storage node. Thus, I
off
impacts the retention time of the storage node. I
off
is determined by the dopant profile in the channel. This dopant profile controls the gate threshold voltage (V
t
). As the dimensions of the transistors become smaller, the dopant concentration of the V
t
implant needs to be increased to achieve reasonable I
off
characteristics, resulting in adequate storage node retention time.
However, increasing the dopant concentration of the channel to decrease I
off
produces high fields on the node side of the channel. Such high fields increases leakage current from the node, countering the effect of in creased V
t
.
From the above discussion, it is apparent that there is a need to provide a device with reasonable I
off
and low leakage current.
SUMMARY OF THE INVENTION
A method for fabricating a bit line junction in a DRAM array device which improves the doping profile in the channel region. The method includes contradoping via ion implantation through the bit line contact opening made in the device during processing. This particular doping method increases the concentration of dopants in the channel region on the bit line side of the array, without a corresponding increase of dopants on the buried strap side. Such a doping profile results in an improvement in the off current behavior of the device. Depending on the aspect ratio of the contact opening, tilt angles for the ion implantation are possible and can be adjusted for maximum off current efficiency.
REFERENCES:
patent: 4918503 (1990-04-01), Okuyama
patent: 5017982 (1991-05-01), Kobayashi
patent: 5218221 (1993-06-01), Okumura
patent: 5223730 (1993-06-01), Rhodes et al.
patent: 5234856 (1993-08-01), Gonzalez
patent: 5264716 (1993-11-01), Kenney
patent: 5448090 (1995-09-01), Geissler et al.
patent: 5451807 (1995-09-01), Fujita
patent: 5510279 (1996-04-01), Chien et al.
patent: 5783457 (1998-07-01), Hsu
patent: 5936277 (1999-08-01), Takeuchi
Alsmeier Johann
Gall Martin
Jr. Carl Whitehead
Siemens Aktiengesellscahft
Vockrodt Jeff
LandOfFree
Device with asymmetrical channel dopant profile does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device with asymmetrical channel dopant profile, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device with asymmetrical channel dopant profile will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2829761