Device for preventing excess erasing of a NAND-type flash memory

Details Device for preventing excess erasing of a NAND-type flash memory Device for preventing excess erasing of a NAND-type flash memory

1992-07-28

1994-03-29

LaRoche, Eugene R.

Static information storage and retrieval

Read/write circuit

Erase

365185, 365900, G11C 1140

Patent

active

052991660

ABSTRACT:
A device for achieving optimum erasure of the memory cells of a NAND type flash EEPROM. A memory string comprises a bit line, word lines and cell transistors with the gates respectively connected to the word lines and the channels cascaded between the bit line and ground voltage. A high voltage supplying device is connected between the bit line and the memory string for generating a first high voltage. A bit line selection transistor has the channel connected between the high voltage supplying device and the memory string and the gate connected to a bit line selection signal. In a first erasing operation, an erasing voltage applying device applies a first voltage to the gate of the bit line selection transistor and an erasing voltage to the gates of the cell transistors. In a second erasing operation, it applies a second voltage to the gate of selected transistor of the cell transistors, a third voltage to the gates of one group of the cell transistors between the selected cell transistor and the ground voltage, a second high voltage to the gates of another group of the cell transistors between the bit line and selected cell transistor and the gate of the bit line selection transistor, and the first high voltage to the drain of the selected cell transistor.

REFERENCES:
patent: 4939690 (1990-07-01), Momodomi et al.
patent: 4962481 (1990-10-01), Choi et al.
patent: 5075890 (1991-12-01), Itoh et al.
"New Ultra High Density EPROM and Flash EEPROM with NAND Structure Cell", Masuoka et al., IEDM Technical Digest, Dec. 6-9, 1987 pp. 552-555.
"A New NAND Cell for Ultra High Density 5V-Only EEPROMS", Shirota et al., 1988 Symposium on LVSI Technology, May 10-13, 1988/San Diego pp. 33-34.

Affiliated with

Also associated with

Rating

Device for preventing excess erasing of a NAND-type flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device for preventing excess erasing of a NAND-type flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device for preventing excess erasing of a NAND-type flash memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-797901