Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2003-05-29
2004-02-17
Lebentritt, Michael S. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Testing
C365S189030, C438S462000, C257S797000
Reexamination Certificate
active
06693834
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a test device, and in particular to a test device for detecting alignment of bit lines and bit line contacts in DRAM devices, as well as a test method thereof.
2. Description of the Related Art
FIG. 1
a
is a layout of conventional deep trench capacitors in a memory device. Deep trench capacitors
10
are disposed under the passing word lines. Transistors
14
are electrically coupled to the storage nodes
16
of the capacitors
10
through the diffusion regions
18
. The diffusion regions
20
are connected to plugs
22
coupled to bit lines (not shown). The transistors
14
are driven by word lines
12
, and the channels under the word lines
12
are conductive when appropriate voltages are applied to the word lines
12
. Consequently, the current produced between the diffusion regions
18
and
20
may flow into or out of the storage nodes
16
.
FIG. 1
b
is a cross-section of
FIG. 1
a
. After the deep trench capacitors
10
are completely formed in the substrate, trench isolations are formed in the substrate and deep trench capacitors
10
to define active areas. The word lines
12
are then formed on the substrate, the diffusion regions
18
and
20
are formed in the active areas by word lines
12
during the implant process, and the diffusion regions
18
and
20
are located on both sides of the word lines
12
. Finally, the plugs
22
are formed on the diffusions
20
. The adjacent memory cells may experience current leakage and cell failure, reducing process yield, if bit line masks and contacts are not aligned accurately.
Therefore, the process yield and reliability of the memory cells can be improved if alignment inaccuracy between the masks of active areas and the deep trench capacitors is controlled within an acceptable range.
SUMMARY OF THE INVENTION
Accordingly, an object of the invention is to detect alignment of bit lines and bit line contacts in DRAM devices.
According to the above mentioned objects, the present invention provides a test device for detecting alignment of bit lines and bit line contacts in DRAM devices.
In the test device of the present invention, an active area is disposed in the scribe line area. Parallel first and second bar-type bit line contacts are disposed in the active area. The first and second bar-type bit line contacts are shorter than the active area, and each bar-type line contact has an outside surface and two terminals. First and second bit lines are disposed in the active area, the first bar-type bit line contact is covered by the first bit line with a first outside surface aligned with the outside surface of the first bar-type contact. The second bar-type bit line contact is covered by the second bit line with a second outside surface aligned with the outside surface of the second bar-type contact. First and second plugs are disposed on the two terminals of the first bit line respectively. Third and fourth plugs are disposed on the two terminals of the second bit line respectively.
According to the above mentioned objects, the present invention also provides a method for detecting alignment of bit lines and bit line contacts in DRAM devices.
In the method of the present invention, a wafer with at least one scribe line region and at least one memory region is provided. A plurality of memory cells in the memory region and at least one test device in the scribe line region are formed simultaneously, wherein the memory region has bit line contacts and bit lines. A first resistance is detected by the first plug and the second plug, and the second resistance is detected by the third plug and the fourth plug, respectively. Alignment of the bar-type bit line contacts and the bit lines of the test device is determined according to the first resistance and the second resistance. Finally, alignment of the bit line contacts and the bit lines is determined according to alignment of the bar-type bit line contacts and bit lines of the test device.
REFERENCES:
patent: 6529427 (2003-03-01), Guo
patent: 2002/0142539 (2002-10-01), Tu et al.
patent: 2003/0003611 (2003-01-01), Weiner et al.
Huang Chien-Chang
Jiang Bo Ching
Ting Yu-Wei
Wu Tie Jiang
Le Toan
Lebentritt Michael S.
Nanya Technology Corporation
Quintero Nelson A.
LandOfFree
Device and method for detecting alignment of bit lines and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Device and method for detecting alignment of bit lines and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for detecting alignment of bit lines and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3294606