Determining via placement in the printed circuit board of a...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C361S782000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06839885

ABSTRACT:
A method for determining via placement for wireless test fixture printed circuit boards (PCBs) utilizes the fixed test interface pattern of the bottom conductive pads to quickly locate the nearest bottom pad to a given top pad. The distance between the top pad and its nearest bottom pad is then calculable based on the coordinates of the respective pads on the PCB. If the distance is greater than a predetermined clearance requirement, a via is placed within the interior of the nearest bottom pad; otherwise, the via is placed exterior to the nearest bottom pad.

REFERENCES:
patent: 5451489 (1995-09-01), Leedy
patent: 20030043560 (2003-03-01), Clarkson et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Determining via placement in the printed circuit board of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Determining via placement in the printed circuit board of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Determining via placement in the printed circuit board of a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3427378

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.