Error detection/correction and fault detection/recovery – Pulse or data error handling – Skew detection correction
Reexamination Certificate
2007-07-24
2007-07-24
Lamarre, Guy (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Skew detection correction
C714S744000
Reexamination Certificate
active
11244288
ABSTRACT:
A deskew circuit includes, for clock and every bit of data, a variable delay circuit between a receiver that receives data and a flip-flop that first latches the data, in which a detecting pattern to detect a stable region for receiving data is repeatedly sent before implementing a data transfer, a delay value with which the starting edge an ending edge of the data match the rising edge of the clock is found for the variable delay circuit, and a delay value with which the transfer data can be received in a stable manner is set based on the delay value of the variable delay circuit.
REFERENCES:
patent: 4881165 (1989-11-01), Sager et al.
patent: 5122679 (1992-06-01), Ishii et al.
patent: 5265243 (1993-11-01), Povenmire et al.
patent: 5386517 (1995-01-01), Sheth et al.
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5467464 (1995-11-01), Oprescu et al.
patent: 5486783 (1996-01-01), Baumert et al.
patent: 5726990 (1998-03-01), Shimada et al.
patent: 5796795 (1998-08-01), Mussman et al.
patent: 5825226 (1998-10-01), Ferraiolo et al.
patent: 5898242 (1999-04-01), Peterson
patent: 5926837 (1999-07-01), Watanabe et al.
patent: 6044121 (2000-03-01), Nolan et al.
patent: 6079035 (2000-06-01), Suzuki et al.
patent: 6118297 (2000-09-01), Schenck
patent: 6157229 (2000-12-01), Yoshikawa
patent: 6294937 (2001-09-01), Crafts et al.
patent: 6377079 (2002-04-01), Fiedler
patent: 6452421 (2002-09-01), Saito
patent: 6484268 (2002-11-01), Tamura et al.
patent: 6499111 (2002-12-01), Mullarkey
patent: 6504415 (2003-01-01), Robinson et al.
patent: 6535400 (2003-03-01), Bridge
patent: 6557066 (2003-04-01), Crafts et al.
patent: 6625675 (2003-09-01), Mann
patent: 6636993 (2003-10-01), Koyanagi et al.
patent: 6757327 (2004-06-01), Fiedler
patent: 6765423 (2004-07-01), Higuchi
patent: 6879651 (2005-04-01), Saeki
patent: 6934049 (2005-08-01), Yamada
patent: 2002/0138675 (2002-09-01), Mann
patent: 2002/0184552 (2002-12-01), Evoy et al.
patent: 2003/0014683 (2003-01-01), Deas et al.
patent: 2003/0046598 (2003-03-01), Crafts
patent: 2003/0074609 (2003-04-01), Koyanagi et al.
patent: 2003/0188234 (2003-10-01), Casper et al.
patent: 2004/0030964 (2004-02-01), Slutz et al.
patent: 11355258 (1999-12-01), None
patent: 2000196571 (2000-07-01), None
patent: 2001251283 (2001-09-01), None
patent: 2002007322 (2002-01-01), None
Harris, et al, IEEE, Statistical Clock Skew Modeling with data delay Variations, Dec. 2001, #7166789.
Yoo, IEEE, An Open-loop Clock Deskewing Circuit for High-speed Synchronous DRAM, Jan. 2003, #7511835.
IBM TDB, Deskewing System for Parallel Recorded Data, Jun. 1967.
Abe Seiichi
Takei Yuji
Chaudry Mujtaba K.
Lamarre Guy
LandOfFree
Deskew circuit and disk array control device using the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Deskew circuit and disk array control device using the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Deskew circuit and disk array control device using the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3808104