Design techniques for stacking identical memory dies

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S455000, C257SE25027, C257SE21614, C257SE23179, C257SE21513

Reexamination Certificate

active

07494846

ABSTRACT:
A semiconductor structure includes a first semiconductor die and a second semiconductor die identical to the first semiconductor die. The first semiconductor die includes a first identification circuit; and a first plurality of input/output (I/O) pads on the surface of the first semiconductor die. The second semiconductor die includes a second identification circuit, wherein the first and the second identification circuits are programmed differently from each other; and a second plurality of I/O pads on the surface of the second semiconductor die. Each of the first plurality of I/O pads is vertically aligned to and connected to one of the respective second plurality of I/O pads. The second semiconductor die is vertically aligned to and bonded on the first semiconductor die.

REFERENCES:
patent: 5448511 (1995-09-01), Paurus et al.
patent: 6156579 (2000-12-01), Khatri et al.
patent: 6226394 (2001-05-01), Wilson et al.
patent: 6740981 (2004-05-01), Hosomi
patent: 6941536 (2005-09-01), Muranaka
patent: 7046522 (2006-05-01), Sung et al.
patent: 7062346 (2006-06-01), Takagi et al.
patent: 2004/0095172 (2004-05-01), Usami
patent: 2004/0225385 (2004-11-01), Takagi et al.
patent: 2005/0082664 (2005-04-01), Funaba et al.
patent: 2005/0263605 (2005-12-01), Muranaka

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Design techniques for stacking identical memory dies does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Design techniques for stacking identical memory dies, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design techniques for stacking identical memory dies will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4128489

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.