Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2008-09-30
2008-09-30
Chang, Daniel D (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S068000, C327S333000
Reexamination Certificate
active
11848470
ABSTRACT:
A design structure for a multimode circuit that is configured to operate in one of multiple operating modes is disclosed. In particular, a design structure for a exemplary multimode circuit may be configured to operating in one of a full-swing mode, a limited-swing mode, a full-swing to limited-swing converter mode, and a limited-swing to full-swing converter mode. The operating modes of the multimode circuit may be dynamically selectable. One or more multimode circuits may be part of a configurable distribution path for controlling the performance of a signal distribution path or tree of an integrated circuit.
REFERENCES:
patent: 5754059 (1998-05-01), Tanghe et al.
patent: 6040710 (2000-03-01), Nakauchi
patent: 6472903 (2002-10-01), Veenstra et al.
patent: 6937080 (2005-08-01), Hairapetian
patent: 7038495 (2006-05-01), Choi
patent: 7061269 (2006-06-01), Agrawal et al.
patent: 7061273 (2006-06-01), Wang et al.
patent: 7215143 (2007-05-01), Chung et al.
patent: 7362138 (2008-04-01), Arsovski et al.
patent: 2001/0002796 (2001-06-01), El-Ayat
patent: 2002/0003435 (2002-01-01), Andrews et al.
Igor Arsovski, Anthony R. Bonaccio, Hayden C. Cranford, Jr., Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone, U.S. Appl. No. 11/670,537 entitled “Flexible Multimode Logic Element for use in a Configurable Mixed-Logic Signal Distribution Path,” filed Feb. 2, 2007.
Igor Arsovski, Anthony R. Bonaccio, Hayden C. Cranford, Jr., Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone, U.S. Appl. No. 11/613,516 entitled “Flexible Multimode Logic Element for use in a Configurable Mixed-Logic Signal Distribution Path,” filed Dec. 20, 2006.
Musicer, Jason, and Rabaey, Jan, “MOS Current Mode Logic for Low Power Mixed-Signal Digital Circuits,” Jan. 2000.
Musicer, Jason, “An Analysis of MOS Current Logic for Low Power and High Performance Digital Logic,” M.S. 2000 (advisor: Jan Rabaey).
Mizuno, Masayuki, Yamashina, Masakazu, Furuta, Koichiro, Igura, Hiroyuki, Abiko, Hitoshi, Okabe, Kazuhiro, Ono, Atsuki, and Yamada, Hachiro, “A GHz MOS Adaptive Pipeline Technique Using MOS Current-Mode Logic,” IEEE Journal of Solid-State Circuits, vol. 3, No. 6, pp. 784-791, Jun. 1996.
Wong, Derek, C., de Micheli, Giovanni, Flynn, Michael J., “Designing High-Performance Digital Circuits Using Wave Pipelining: Algorithms and Practical Experiences,” IEEE Transactions On Computer-Aided Design Of Integrated Circuits and Systems, vol. 12, No. 1, pp. 25-46, Jan. 1993.
Notice of Allowance for related U.S. Appl. No. 11/670,537 mailed May 2, 2008.
Arsovski Igor
Bonaccio Anthony R.
Cranford, Jr. Hayden C.
Iadanza Joseph A.
Thiagarajan Pradeep
Chang Daniel D
Downs Rachlin & Martin PLLC
International Business Machines - Corporation
LandOfFree
Design structure for a flexible multimode logic element for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design structure for a flexible multimode logic element for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design structure for a flexible multimode logic element for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3953528