Computer graphics processing and selective visual display system – Computer graphics processing – Three-dimension
Reexamination Certificate
2006-06-27
2006-06-27
Hjerpe, Richard (Department: 2677)
Computer graphics processing and selective visual display system
Computer graphics processing
Three-dimension
Reexamination Certificate
active
07068270
ABSTRACT:
A computer is used to model objects by accepting commands from a user. The object is altered in response to the commands. Dimensions are formed between the features, and relations between the dimensions are formed in order to present inconsistence relations which prevent the object from being modeled.
REFERENCES:
patent: 4613940 (1986-09-01), Shenton et al.
patent: 4651284 (1987-03-01), Watanabe et al.
patent: 4701778 (1987-10-01), Aneha et al.
patent: 4744084 (1988-05-01), Beck et al.
patent: 4809308 (1989-02-01), Adams et al.
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 4937827 (1990-06-01), Beck et al.
patent: 4942550 (1990-07-01), Murray
patent: 5031111 (1991-07-01), Chao et al.
patent: 5282146 (1994-01-01), Aihara et al.
patent: 5293479 (1994-03-01), Quintero et al.
patent: 5309223 (1994-05-01), Konicek et al.
patent: 5452238 (1995-09-01), Kramer et al.
patent: 5477138 (1995-12-01), Erjavic et al.
patent: 5579249 (1996-11-01), Edwards
patent: 5621811 (1997-04-01), Roder et al.
Conway et al.;An Automatic Layout Generator for Analog Circuits; 1992; pp. 513-519, Mar. 1992.
Natarajan et al.;nOHM—A Multi-Process Device Synthesis Tool for Lateral DMOS Structures; 1994; pp. 323-327, Sep. 1994.
Choi. S.-G., et al, “Three-Step Pin Assignment Algorithm for Building Block Layout”,Electronic Letters,vol. 28, iss. 20, Sep. 28, 1992, pp. 1882-1884.
Lin, Z.-M., et al, “An Efficient Relative Placement Algorithm for Custom Chip Design”,Custom Integrated Circuits Conference,1990, pp. 27.1.1-27.1.4.
Caggiano, A PC Program that Generates a Model of the Parasitics for IC Packages, IEEE Electronic Components and Technology Conference, 1994. Proceedings, 44th, pp. 683-686.
Just et al., On the relative placement and the transportation problem for standard-cell layout, 1986 IEEE 23rdDesign Automation Conference, pp. 308-313.
Chao et al., Signal integrity optimizaiton on the pad assignment for high-speed VLSI design, ACM, pp. 1-6.
Haynie, Tutorial: the relational data model for design automation, 1983 IEEE 20thDesign Automation Conference, pp. 599-607.
Brady III Wade James
Good-Johnson Motilewa
Hjerpe Richard
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Design of integrated circuit package using parametric solids... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Design of integrated circuit package using parametric solids..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design of integrated circuit package using parametric solids... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3663631