Depletion compensated polysilicon electrodes

Details Depletion compensated polysilicon electrodes Depletion compensated polysilicon electrodes

1999-01-15

2001-01-30

Tsai, Jey (Department: 2812)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S255000

Reexamination Certificate

active

06180449

ABSTRACT:

FIELD OF THE INVENTION
The invention relates generally to semiconductor circuit memory storage devices and more specifically to the charge storage capability of the capacitors in VLSI memory arrays such as dynamic random access memories (DRAM).
BACKGROUND OF THE INVENTION
With the advancement of microfabrication technology, semiconductor integrated device density is continuing to increase, and in particular for Dynamic Random Access Memory (DRAM) arrays. In light of the reduction in device dimensions, the charge storage capability of the capacitors in DRAM cells has become an important issue. The minimum requirements for charge storage, charge sensing, and refresh rate for practical memory applications often results in the cell capacitor being one of the largest DRAM circuit components. Thus, the drive to produce higher capacity DRAM circuitry has give risen to much capacitor development. Moreover, the increasing complexity of VLSI fabrication often entails the use of multilayer structures above the silicon substrate. Therefore, electrical and metallurgical properties of multilayer structures have an important effect on the circuit performance and reliability.
A DRAM basically comprises a multiplexed array of charge storage cells, each cell comprising a capacitor connected to an access device such as a field effect transistor. In such designs, the capacitor electrode which is connected to the access device is generally called the “storage node” or “storage poly” since the material out of which it is formed is often conductively doped polysilicon. The capacitor counter electrode, usually connected to a reference voltage, is called the “cell plate electrode” or “cell poly plate” as it is also often comprised of doped polysilicon. Polysilicon used for capacitor electrodes is typically moderately doped at densities greater than about 10
19
cm
−3
for good conductivity.
In practice, roughened or texturized polysilicon layers are used to increase the effective surface area of the capacitor plates, thereby achieving higher stored charge per unit area of the underlying substrate. To construct such a storage cell, a conductively doped first layer of polysilicon (poly or polycrystalline silicon) is deposited on a wafer. Thereafter, a second polysilicon layer may be deposited and formed into roughened, so-called Hemispherically-Grained Silicon (HGS) thereby forming a capacitor plate having a textured surface morphology. A capacitor dielectric is typically conformally deposited on the HGS poly surface, with the roughened electrode surface providing an enhanced capacitor area. Capacitor dielectrics may for example comprise silicon dioxide or nitride or compositions thereof formed by chemical vapor deposition processes at temperatures ranging from 600° C. to 1000° C. A subsequent polysilicon deposition on the dielectric film forms the second capacitor electrode.
A common problem associated with the aforementioned capacitor fabrication process is the lack of sufficient out-diffusion of dopants from the doped poly into the HSG during subsequent high temperature processing, resulting in a depletion region adjacent to the cell dielectric. The effect of this depletion region introduces an additional “depletion” capacitance in series with the dielectric capacitance, which causes a substantial reduction in the effective capacitance of the storage capacitor.
Clearly, as the lateral dimensions of DRAM capacitors are reduced, performance must increase to meet minimum charge storage criterion. Thus, there is a clear need in the industry to increase DRAM cell capacitance by reducing the effects of dopant depletion.
SUMMARY OF THE INVENTION
One object of the present invention is to provide an integrated circuit capacitor having improved charge storage capability. Increased capacitance is advantageous for applications in capacitor memory arrays such as DRAM arrays. Another object of the present invention is to provide a technique for compensating the effects of depletion in conductively doped polysilicon electrodes, such as used in DRAM storage capacitors.
In accordance with one aspect of the present invention, a capacitor in an integrated circuit comprises an electrode having a fixed or immobile charge density distributed throughout a surface region of the electrode. A dielectric layer is disposed adjacent to the surface region and a second electrode is disposed adjacent to the dielectric layer. The electrodes of the capacitor preferably comprise conductively doped polysilicon and the fixed charge density is preferably incorporated by a plasma nitridation process. Furthermore, the electrodes of such a capacitor preferably have a textured surface morphology and the dielectric layer preferably comprises silicon nitride. The capacitor of the present invention should have a capacitance greater than about 5 fF/&mgr;m
2
, preferably greater than about 10 fF/&mgr;m
2
, and most preferably between about 15 and 80 fF/&mgr;m
2
.
In accordance with another aspect of the present invention, a process for fabricating a capacitor in an integrated circuit comprises the steps of forming a first electrode and then introducing a fixed charge density into a top surface region of the first electrode. The capacitor is then formed by depositing a dielectric layer over and directly contacting the top surface region of the first electrode and then depositing a second electrode over and directly contacting the dielectric layer. The process preferably comprises forming at least the first electrode from conductively doped polysilicon having a textured surface morphology. The fixed charge density is advantageously introduced into the top surface region of the first electrode by a plasma nitridation process followed by a chemical vapor deposited silicon nitride dielectric layer. The second capacitor electrode is also preferably formed by depositing conductively doped polysilicon.
In accordance with yet another aspect of the present invention a method of increasing the capacitance of a capacitor in an integrated circuit comprises forming a first capacitor electrode and subsequently introducing a fixed charge density into a top surface region of the first capacitor electrode. The method further comprises depositing a dielectric layer directly over the top surface region of the first capacitor electrode and subsequently depositing a second capacitor electrode over and directly contacting the dielectric layer. The capacitor electrodes are preferably comprised of conductively doped polysilicon and the fixed charge density is preferably introduced into the first electrode by exposing the top surface region to a plasma comprising ammonia and nitrogen complexes.
These and other aspects and attributes of the present invention will be made more apparent by the following detailed description and accompanying figures.


REFERENCES:
patent: Re. 35420 (1997-01-01), Cathey et al.
patent: 4524247 (1985-06-01), Lindenberger et al.
patent: 4996081 (1991-02-01), Ellul et al.
patent: 5032545 (1991-07-01), Doan et al.
patent: 5032892 (1991-07-01), Chern et al.
patent: 5037773 (1991-08-01), Lee et al.
patent: 5043780 (1991-08-01), Fazan et al.
patent: 5053351 (1991-10-01), Fazan et al.
patent: 5082797 (1992-01-01), Chan et al.
patent: 5089986 (1992-02-01), Sanhu et al.
patent: 5100826 (1992-03-01), Dennison
patent: 5108943 (1992-04-01), Sandhu et al.
patent: 5130885 (1992-07-01), Fazan et al.
patent: 5138411 (1992-08-01), Sandhu
patent: 5182232 (1993-01-01), Chhabra et al.
patent: 5202278 (1993-04-01), Mathews et al.
patent: 5208176 (1993-05-01), Ahmad et al.
patent: 5262343 (1993-11-01), Rhodes et al.
patent: 5278091 (1994-01-01), Fazan et al.
patent: 5318920 (1994-06-01), Hayashide
patent: 5340763 (1994-08-01), Dennison
patent: 5340765 (1994-08-01), Dennison et al.
patent: 5349494 (1994-09-01), Ando
patent: 5362666 (1994-11-01), Dennison
patent: 5429972 (1995-07-01), Anjum et al.
patent: 5608247 (1997-03-01), Brown
patent: 5760434 (1998-06-01), Zahurak et al.
Ino, et al. “Silicon Nitride Thin-Film . . . ” IEEE Transaction on Electron Devices, v

Affiliated with

Also associated with

Rating

Depletion compensated polysilicon electrodes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Depletion compensated polysilicon electrodes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Depletion compensated polysilicon electrodes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2474459