Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent
1997-03-13
1999-04-20
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
711145, 711122, G06F 1316
Patent
active
058954953
ABSTRACT:
A method of handling load-and-reserve instructions in a multi-processor computer system wherein the processing units have multi-level caches. Symmetric multi-processor (SMP) computers use cache coherency to ensure the same values for a given memory address are provided to all processors in the system. Load-and-reserve instructions used, for example, in quick read-and-write operations, can become unnecessarily complicated. The present invention provides a method of accessing values in the computer's memory by loading the value from the memory device into all of said caches, and sending a reserve bus operation from a higher-level cache to the next lower-level cache only when the value is to be cast out of the higher cache, and thereafter casting out the value from the higher cache after sending the reserve bus operation. This procedure is preferably used for all caches in a multi-level cache architecture, i.e., when the value is to be cast out of any given cache, a reserve bus operation is sent from the given cache to the next lower-level cache (i.e., the adjacent cache which lies closer to the bus), but the reserve bus operation is not sent to all lower caches. Any attempt by any other processing unit in the computer system to write to an address of the memory device which is associated with the value will then be forwarded to all higher-level caches. The marking of the block as reserved is removed in response to any such attempt to write to the address.
REFERENCES:
patent: 5155832 (1992-10-01), Hunt
patent: 5262109 (1993-11-01), Cook
patent: 5276848 (1994-01-01), Gallagher et al.
patent: 5369753 (1994-11-01), Tipley
patent: 5426754 (1995-06-01), Grice et al.
patent: 5428761 (1995-06-01), Herlihy
patent: 5524233 (1996-06-01), Milburn et al.
patent: 5551007 (1996-08-01), Miyazaki et al.
patent: 5553310 (1996-09-01), Taylor et al.
patent: 5655103 (1997-08-01), Cheng et al.
patent: 5706464 (1998-01-01), Moore et al.
patent: 5742785 (1998-04-01), Stone
patent: 5758119 (1998-05-01), Mayfield et al.
Arimilli Ravi Kumar
Dodson John Steven
Lewis Jerry Don
Williams Derek Edward
Chow Christopher S.
Dillon Andrew J.
Henkler Richard A.
International Business Machines - Corporation
Musgrove Jack V.
LandOfFree
Demand-based larx-reserve protocol for SMP system buses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Demand-based larx-reserve protocol for SMP system buses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Demand-based larx-reserve protocol for SMP system buses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2245587