Delay optimization in signal routing

Details Delay optimization in signal routing Delay optimization in signal routing

2005-04-26

2005-04-26

Smith, Matthew (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

06886152

ABSTRACT:
A delay optimization algorithm has four major steps: (1) selecting signal connections to target for delay improvement; (2) unrouting all signals containing those candidate connections; (3) rerouting those signals, using a “load-balancing”heuristic; and (4) during rip-up and re-try routing, protecting wiring to all signal loads routed by the heuristic, including non-timing critical loads. Load balancing includes (a) applying a branching penalty on logic cell output wire segments, and (b) encouraging all non-route critical loads to route through a single buffered wire segment.

REFERENCES:
patent: 5452239 (1995-09-01), Dai et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5956256 (1999-09-01), Rezek et al.
patent: 6009248 (1999-12-01), Sato et al.
patent: 6014507 (2000-01-01), Fujii
patent: 6051031 (2000-04-01), Shubat et al.
patent: 6269468 (2001-07-01), Dean et al.
patent: 6324671 (2001-11-01), Ratzel et al.
patent: 6374393 (2002-04-01), Hirairi
patent: 6462579 (2002-10-01), Camilleri et al.
patent: 6496970 (2002-12-01), Kong et al.
patent: 6501297 (2002-12-01), Kong
patent: 6507807 (2003-01-01), McBride
patent: 6525561 (2003-02-01), Cline
patent: 6711720 (2004-03-01), Chen
patent: 6735555 (2004-05-01), Suzuki et al.
patent: 20020145444 (2002-10-01), Mizuno et al.
patent: 20030088835 (2003-05-01), Lindkvist et al.
patent: 20030177453 (2003-09-01), Chen
Wang et al., “Analysis and design of high-speed and low-power CMOS PLAs”, IEEE Journal of Solid-State Circuits, vol. 36, No. 8, Aug. 2001, pp. 1250-1262.*
R. B. Hitchcock, Sr., G. L. Smith, D. D. Cheng, “Timing Analysis of Computer Hardware,” Jan. 1982, pp. 100-105, vol. 26, No. 1, IBM J. Res. Develop.
Paul Penfield and Jorge Rubenstein, “Signal Delay in RC Tree Networks,” 18th Design Automation Conference, Jun. 1981, pp. 613-617.
W. C. Elmore, “The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers,” Journal of Applied Physics, Jan. 1948, pp. 55-63, vol. 19, No. 1.

Affiliated with

Also associated with

Rating

Delay optimization in signal routing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay optimization in signal routing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay optimization in signal routing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3438053