Delay calculating method in semiconductor integrated circuit

Details Delay calculating method in semiconductor integrated circuit Delay calculating method in semiconductor integrated circuit

2011-04-12

2011-04-12

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S108000, C716S113000, C716S134000

Reexamination Certificate

active

07925998

ABSTRACT:
An input pin capacitance of a cell is obtained in advance in a function expression, and a delay is calculated in such manner that the input pin capacitance is calculated in functions of an input slew and a drive load capacitance in each instance. In a cell characterizing process, a total volume of a current running into an input terminal before a voltage value of the input terminal reaches a reference voltage is obtained so that a value approximate to a real input pin capacitance can be obtained.

REFERENCES:
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5655109 (1997-08-01), Hamid
patent: 5894421 (1999-04-01), Yamaguchi et al.
patent: 6516454 (2003-02-01), Hirata et al.
patent: 6615164 (2003-09-01), Gopisetty et al.
patent: 6622291 (2003-09-01), Ginetti
patent: 6912702 (2005-06-01), Iyer et al.
patent: 7051305 (2006-05-01), Ha et al.
patent: 7456660 (2008-11-01), Kurokawa
patent: 2002/0138809 (2002-09-01), Roethig et al.
patent: 2002/0183957 (2002-12-01), Croix et al.
patent: 2003/0177455 (2003-09-01), Kaufman et al.
patent: 2003/0204828 (2003-10-01), Iwanishi
patent: 2004/0002844 (2004-01-01), Jess et al.
patent: 2004/0025136 (2004-02-01), Carelli, Jr.
patent: 2004/0078767 (2004-04-01), Burks et al.
patent: 2004/0194043 (2004-09-01), Sundar et al.
patent: 2004/0216069 (2004-10-01), Fujita et al.
patent: 2005/0278671 (2005-12-01), Verghese et al.
Library Characterization and Modeling for 130nm and 90nm SOC Design, IEEE SOC Conference, Sep. 19, 2003, Wolfgang Roethig, NEC Electronic America (Note 2 parts: Library Modeling Tutorial part and Simucad Design Automation part “http://ece-classweb.ucsd.edu/fall09/ece260a/Library—Char—Dynamic—IR—Tutorial.pdf”.
Application of Logical Effort on Design of Arithmetic Blocks (Xiao Yan Yu, Vojin Oklobdzija, and William Walker), 35th Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, California, Nov. 4-7, 2001.

Affiliated with

Also associated with

Rating

Delay calculating method in semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delay calculating method in semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay calculating method in semiconductor integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2668263