Defect management engine for semiconductor memories and memory s

Details Defect management engine for semiconductor memories and memory s Defect management engine for semiconductor memories and memory s

1999-02-03

2000-10-31

Mai, Son

Static information storage and retrieval

Read/write circuit

Bad bit

365 51, 365 52, 36518509, G11C 700, G11C 502

Patent

active

061412678

ABSTRACT:
A defect management engine (DME) for memories integrates a plurality of redundancy data cells and a plurality of redundancy address cells in the same array. The redundancy data cells are used for replacing defective cells in the memories. The redundancy address cells store the addresses of the defective cells. The memories are preferably sub-divided into a plurality of domains. A plurality of defective cells in each domain are supported by a plurality of repair units, each consisting of one or more redundancy data bits and redundancy address bits in the DME. When one or more data bits are read from a domain in the memory, the corresponding wordline in the DME simultaneously activates a plurality of repair units coupling to the wordline (self-contained domain selection). The redundancy data bits and the redundancy address bits are also read from the redundancy data cells and redundancy address cells, respectively. The DME logic detects whether or not the redundancy address bits match or do not match the address inputs of each repair unit (self contained redundancy match detection). This couples either redundancy data bits from the DME (i.e., a matching condition) or the data bits from the domain in the memories (i.e., a no match condition) to the corresponding DQ (self-contained redundancy replacement). The DME enables an integrated redundancy means (self-contained domain selection, self-contained redundancy match detection, and self-contained redundancy replacement). Single bit replacement, multi-bit replacement, line replacement, and variable bit size replacement are discussed. Finally, an extension of the DME concept to a memory system is also discussed.

REFERENCES:
patent: 4719601 (1988-01-01), Gray et al.
patent: 5469390 (1995-11-01), Sasaki et al.
patent: 5621690 (1997-04-01), Jungroth et al.
patent: 5691952 (1997-11-01), Sasaki et al.
patent: 5831913 (1998-11-01), Kirihata
patent: 5907515 (1999-05-01), Hatakeyama
patent: 5953745 (1999-09-01), Lattimore et al.

Affiliated with

Also associated with

Rating

Defect management engine for semiconductor memories and memory s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Defect management engine for semiconductor memories and memory s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Defect management engine for semiconductor memories and memory s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2060903