Decoupling capacitor sizing and placement

Details Decoupling capacitor sizing and placement Decoupling capacitor sizing and placement

2005-05-24

2005-05-24

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

06898769

ABSTRACT:
A method and system for reducing noise in a power grid of an integrated circuit, which optimizes the placement and sizing of decoupling capacitors in the power grid. Logic cells are located in a first layout of the integrated circuit with empty spaces between the adjacent cells, and the placement of the cells is changed to a second layout wherein the size of the empty spaces between the adjacent cells also change. The decoupling capacitors are placed in the empty spaces of the second layout. In the example of a row-oriented cell structure, the empty spaces may be uniformly distributed along each row for the initial layout. An adjoint sensitivity analysis is performed of the sensitivity of a noise function of the integrated circuit with respect to sizes of the empty spaces between adjacent cells, and an original noise waveform is convolved with an adjoint noise waveform. The convolution may use piecewise linear compressions of the original and adjoint noise waveforms. A quadratic programming solver is then used to iteratively determine the sizes of the empty spaces between adjacent cells.

REFERENCES:
patent: 5587333 (1996-12-01), Johansson
patent: 6232154 (2001-05-01), Reith et al.
patent: 6353248 (2002-03-01), Reith et al.
patent: 6523159 (2003-02-01), Bernstein et al.
patent: 20030148278 (2003-08-01), Lauter et al.
Su et al., “Optimal Decoupling Capacitor Sizing and Placement for Standard-Cell Layout Designs,” IEEE, Apr. 2003, pp. 428-436.*
Hobbs et al., “Simulataneous Switching Noise Suppression for High Speed Systems Using Embedded Decoupling,” IEEE, Jun. 20001, pp. 1-5.*
Zhao et al., “Power Supply Noise Aware Floorplanning and Decoupling Capacitance Placement,” Proc. 15thIntl. Conf. VLSI Design, 2002.
Visweswariah et al., “Noise Considerations in Circuit Optimization,” IEEE Trans. CAD, vol. 19, No. 6, Jun. 2000.
Su, “Fast Analysis and Optimization of Power/Ground Networks,” Intl.Conf. CAD Proc. 2000 pp. 477-482.

Affiliated with

Also associated with

Rating

Decoupling capacitor sizing and placement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoupling capacitor sizing and placement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoupling capacitor sizing and placement will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3398993