Decoder for pin-based scan test

Details Decoder for pin-based scan test Decoder for pin-based scan test

2007-12-25

2007-12-25

Kerveros, James C. (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

11219065

ABSTRACT:
An integrated circuit design block includes combinational and sequential logic defining core logic of the integrated circuit design block, and boundary logic defined at an outer region of the integrated circuit design block. The integrated circuit design block also includes a control test unit that has a scan chain decoder and a boundary scan decoder. The scan chain decoder includes scan chain select circuitry for enabling the scan chain decoder during scan testing of the core logic. The scan chain select circuitry further includes a pin for disabling the scan chain decoder during testing of the boundary logic. The scan chain decoder is limited to share pins defined by the boundary scan decoder, and is both 4-pin and 5-pin IEEE 1149.1 compliant.

REFERENCES:
patent: 6418545 (2002-07-01), Adusumilli
patent: 6560739 (2003-05-01), Chung

Affiliated with

Also associated with

Rating

Decoder for pin-based scan test does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder for pin-based scan test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder for pin-based scan test will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3878368