Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1998-03-04
2000-11-07
Chaki, Kakali
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
39550044, 714 27, 714 30, 714 31, 714 37, 714 5, G06F 945
Patent
active
061426830
ABSTRACT:
A system for debugging a processor includes a data steering circuit for steering commands and data from a debug port and a parallel input/output port. The data steering circuit also directs commands and data to from the debug port and the parallel input/output port to the same set of debug registers. The data steering circuit also selectively directs trace information indicative of execution of instructions in the processor to either a trace buffer or directly out to a port, such as the debug port or the parallel input/output port.
REFERENCES:
patent: 3707725 (1972-12-01), Dellheim
patent: 4429368 (1984-01-01), Kurii
patent: 4462077 (1984-07-01), York
patent: 4598364 (1986-07-01), Gum et al.
patent: 5058114 (1991-10-01), Kuboki et al.
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5355369 (1994-10-01), Greenbergerl et al.
patent: 5357626 (1994-10-01), Johnson et al.
patent: 5371689 (1994-12-01), Tatsuma
patent: 5394544 (1995-02-01), Motoyama et al.
patent: 5488688 (1996-01-01), Gonzales et al.
patent: 5491793 (1996-02-01), Somasundaram et al.
patent: 5530804 (1996-06-01), Edgington et al.
patent: 5544311 (1996-08-01), Harenberg et al.
patent: 5590354 (1996-12-01), Klapproth et al.
patent: 5615331 (1997-03-01), Toorians et al.
patent: 5630102 (1997-05-01), Johnson et al.
patent: 5642479 (1997-06-01), Flynn
patent: 5724505 (1998-03-01), Agrade et al.
patent: 5751942 (1998-05-01), Christensen et al.
patent: 5752013 (1998-05-01), Christensen et al.
patent: 5764885 (1998-06-01), Sites et al.
patent: 5768152 (1998-06-01), Battaline et al.
patent: 5771240 (1998-06-01), Tobin et al.
patent: 5774708 (1998-06-01), Klingler
patent: 5812760 (1998-09-01), Mendenhall et al.
patent: 5828824 (1998-10-01), Swoboda
patent: 5828825 (1998-10-01), Eskandari et al.
patent: 5848264 (1998-12-01), Baird et al.
patent: 5867644 (1999-02-01), Ranson et al.
patent: 5901283 (1999-05-01), Kanzaki
patent: 5978902 (1999-11-01), Mann
OJennes, Dan, "Debugging With Real-Time Trace", Embedded Systems Programming, Aug. 1997, pp. 50-58.
O'Farrell, Ray, "Choosing a Cross-Debugging Methodology", Embedded Systems Programming, Aug. 1997, pp. 84-89.
Ganssle, Jack G., "Vanishing Visibility, Part 2", Embedded Systems Programming, Aug. 1997, pp. 113-115.
Am29040.TM., "29K Family", Microprocessor User's Manual, Advanced Micro Devices, Inc. 1994, pp. 12-1 through 12-26.
Revill, Geoff, "Advanced On-chip Debug for ColdFire Developers", Embedded System Engineering, Apr./May 1997, pp. 52-54.
Larus, James R., "Efficient Program Tracing", 8153 Computer, No. 5, Los Alamitos, CA, May 26, 1993, pp. 1-10.
IBM Technical Disclosure Bulletin, "Tailorable Embedded Event Trace", vol. 34, No. 7B, Dec. 1991, pp. 259-261.
Motorola, "Personal Computer-BDM Connection", MEVB Quick Start Guide, pp. 3-5 and 7-2 (admitted prior to Apr. 8, 1997).
Motorola, "CPU32 Reference Manual", Section 7 Development Support, pp. 7-1 through 7-13 (admitted prior to Apr. 8, 1997).
Advanced Micro Devices , Inc.
Chaki Kakali
Dam Tuan Q.
LandOfFree
Debug interface including data steering between a processor, an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Debug interface including data steering between a processor, an , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Debug interface including data steering between a processor, an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1634823