DDR circuit with addressable TAP linking circuitry and...

Details DDR circuit with addressable TAP linking circuitry and... DDR circuit with addressable TAP linking circuitry and...

2010-12-01

2011-11-01

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S729000

Reexamination Certificate

active

08051351

ABSTRACT:
A process and apparatus provide a JTAG TAP controller (302) to access a JTAG TAP domain (106) of a device using a reduced pin count, high speed DDR interface (202). The access is accomplished by combining the separate TDI and TMS signals from the TAP controller into a single signal and communicating the TDI and TMS signals of the single signal on the rising and falling edges of the TCK driving the DDR interface. The TAP domain may be coupled to the TAP controller in a point to point fashion or in an addressable bus fashion. The access to the TAP domain may be used for JTAG based device testing, debugging, programming, or other type of JTAG based operation.

REFERENCES:
patent: 6408413 (2002-06-01), Whetsel
patent: 6938225 (2005-08-01), Kundu
patent: 7116135 (2006-10-01), Wang et al.
patent: 7165199 (2007-01-01), Warren
patent: 7231551 (2007-06-01), Treue et al.
patent: 2005/0134332 (2005-06-01), Wang et al.
patent: 2005/0172193 (2005-08-01), Warren
Hossain, R.; Wronski, L.D.; Albicki, A.; , “Low power design using double edge triggered flip-flops,” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol. 2, No. 2, pp. 261-265, Jun. 1994 doi: 10.1109/92.285754 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=285754&isnumber=7083.
Lee Whetsel; , “A High Speed Reduced Pin Count JTAG Interface,” Test Conference, 2006. ITC '06. IEEE International , vol., no., pp. 1-10, Oct. 2006 doi: 10.1109/Test.2006.297619 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4079297&isnumber=4042774.
Kim, H.C.; Jun, H.-S.; Xinli Gu; Chung, S.S.; , “At-speed interconnect test and diagnosis of external memories on a system,” Test Conference, 2004. Proceedings. ITC 2004. International , vol., no., pp. 156-162, 26-28 Oct. 2004 doi: 10.1109/Test.2004.1386948 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1386948&isnumber=30190.

Affiliated with

Also associated with

Rating

DDR circuit with addressable TAP linking circuitry and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DDR circuit with addressable TAP linking circuitry and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DDR circuit with addressable TAP linking circuitry and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4275589