Data transmission apparatus for a memory

Details Data transmission apparatus for a memory Data transmission apparatus for a memory

1996-03-26

1997-08-05

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Precharge

36518905, 365233, G11C 700

Patent

active

056549270

ABSTRACT:
A data transmission apparatus for a memory comprises precharging means for precharging a data bus, the precharging means being enabled by a first control signal outputted from a first externally connected element before data is transmitted to the data bus; a first inverter for inverting data applied thereto and for transmitting the inverted data to the data bus, the first inverter being enabled by a second control signal outputted from a second externally connected element when the precharging of the data bus by the precharging means is completed; a second inverter for inverting the data transmitted to the data bus by the first inverter, the second inverter being enabled by the second control signal; and data stabilizing means for stabilizing the data inverted by the second inverter and for transmitting the stabilized data to a third externally connected element.

REFERENCES:
patent: 4926387 (1990-05-01), Madland
patent: 4953130 (1990-08-01), Houston
patent: 5311471 (1994-05-01), Matsumoto et al.
patent: 5477484 (1995-12-01), Nakashima

Affiliated with

Also associated with

Rating

Data transmission apparatus for a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data transmission apparatus for a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transmission apparatus for a memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1079756