Electrical computers and digital data processing systems: input/ – Input/output data processing – Concurrent input/output processing and data transfer
Reexamination Certificate
2005-03-08
2009-02-17
Patel, Niketa I (Department: 2184)
Electrical computers and digital data processing systems: input/
Input/output data processing
Concurrent input/output processing and data transfer
C710S305000
Reexamination Certificate
active
07493423
ABSTRACT:
A data transfer control device including: a node to which is input data to be transferred through serial transfer paths; a LINK circuit which splits the input data into first to pth channels in predetermined units in sequence, and outputs the thus-split data and a split transfer notification for each channel; first to pth parallel/serial conversion circuits which convert the split data and the split transfer notification that are output for each channel into a serial signal; and first to pth transceivers which output the serial signal which has been input from the first to pth parallel/serial conversion circuits to the serial transfer paths for the first to pth channels.
REFERENCES:
patent: 6298400 (2001-10-01), Candelore
patent: 6618383 (2003-09-01), Tomlins
patent: 6782435 (2004-08-01), Garcia et al.
patent: 6812870 (2004-11-01), Kryzak et al.
patent: 6820165 (2004-11-01), Pannell
patent: 6823468 (2004-11-01), Gredone et al.
patent: 6823469 (2004-11-01), Gredone et al.
patent: 6829718 (2004-12-01), Gredone et al.
patent: 6848018 (2005-01-01), Gredone et al.
patent: 7058120 (2006-06-01), Lu et al.
patent: 7069464 (2006-06-01), Gredone et al.
patent: 7107479 (2006-09-01), Gredone et al.
patent: 7152136 (2006-12-01), Charagulla
patent: 7154902 (2006-12-01), Sikdar
patent: 7218638 (2007-05-01), Moll
patent: 7257655 (2007-08-01), Burney et al.
patent: 2003/0074493 (2003-04-01), Askar et al.
patent: 2003/0112798 (2003-06-01), Ziegler et al.
patent: 2005/0105370 (2005-05-01), Gredone et al.
patent: 2006/0209735 (2006-09-01), Evoy
patent: 2547071 (2003-04-01), None
patent: A 3-141757 (1991-06-01), None
patent: A 4-168841 (1992-06-01), None
patent: A 2000-134242 (2000-05-01), None
patent: A 2002-215497 (2002-08-01), None
patent: A 2002-368739 (2002-12-01), None
‘Creating a Third Generation I/O Interconnect’ by Ajay V. Bhatt of Technology and Research Labs, Intel Corporation, 2002.
‘PCI Express Base Specification Revision 1.0a’ by PCI-SIG, Apr. 15, 2003.
‘How PCI Express Works’ by Tracy V. Wilson, http://computer.howstuffworks.com/pci-express.htm/printable.
‘Understanding PCI Express’ by D'Arcy Lemay, http://www.motherboards.org/articles/tech-planations/1438—1.html.
U.S. Appl. No. 11/073,839, filed Mar. 8, 2005, Shibata et al.
U.S. Appl. No. 11/073,853, filed Mar. 8, 2005, Shibata et al.
Hasegawa Tomonaga
Shibata Yukinari
Oliff & Berridg,e PLC
Patel Niketa I
Seiko Epson Corporation
Snyder Steven G
LandOfFree
Data transfer control device and electronic instrument does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data transfer control device and electronic instrument, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data transfer control device and electronic instrument will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4060215