Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1997-04-21
1998-06-02
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365196, 365205, 365207, 365190, G11C 1139
Patent
active
057611343
ABSTRACT:
In a data reading circuit, an output signal from a sense amplifier which outputs a signal having a level corresponding to a potential difference between an input/output line pair is output through a first tri-state inverter and a second tri-state inverter. An NMOS transistor for precharging is provided between an output node of the first tri-state inverter and an output node (N3) of the sense amplifier. When the sense amplifier and the first tri-state inverter are inactivated, this transistor is also inactivated. As a result, an output node of the second tri-state inverter and an output node of the sense amplifier are connected with this transistor therebetween, so that the output node of the sense amplifier is precharged to an intermediate potential. According to the structure as described above, in the data reading circuit, a fast access is implemented, operation of the circuit is stabilized, and the lack of balance between the access times is suppressed.
REFERENCES:
patent: 5506522 (1996-04-01), Lee
patent: 5521875 (1996-05-01), Callahan
patent: 5539691 (1996-07-01), Kozaru et al.
patent: 5557581 (1996-09-01), D'Souza
patent: 5579267 (1996-11-01), Koshikawa
patent: 5583814 (1996-12-01), Iwamura et al.
patent: 5646892 (1997-07-01), Masuda et al.
Yasoji Suzuki, "Applied Technology for CMOS", Sanpo-Shuppan Co. Ltd., pp. 111, 114-115, Nov. 1976.
Masahiko Yoshimoto et al., "A Divided Word-Line Structure in the Static RAM and Its Application to a 64K Full CMOS RAM", IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, pp. 479-485, Oct., 1983.
Masuda Shin'ichi
Segawa Hiroshi
Mitsubishi Denki & Kabushiki Kaisha
Mitsubishi Electric Engineeing Co., Ltd.
Nguyen Viet Q.
LandOfFree
Data reading circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data reading circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data reading circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1468751