Data processor with protected non-maskable interrupt

Details Data processor with protected non-maskable interrupt Data processor with protected non-maskable interrupt

1998-02-02

1999-11-16

Sheikh, Ayaz R.

Electrical computers and digital data processing systems: input/

Interrupt processing

Interrupt inhibiting or masking

710266, G06F 946

Patent

active

059875593

ABSTRACT:
An interrupt scheme for a data processor includes an enable field for a non-maskable interrupt (NMI). The field is automatically cleared by the data processor when it services the highest priority interrupt, a RESET. The user can set the field to enable a subsequent NMI but cannot himself clear the NMI. This strategy prevents an NMI from interrupting a RESET service routine.

REFERENCES:
patent: 5511173 (1996-04-01), Yamaura et al.
patent: 5619704 (1997-04-01), Yagi et al.
patent: 5649208 (1997-07-01), Intrater et al.
patent: 5659759 (1997-08-01), Yamada
patent: 5701494 (1997-12-01), Satoh
patent: 5748970 (1998-05-01), Miyaji et al.
patent: 5758170 (1998-05-01), Woodward et al.
patent: 5764999 (1998-06-01), Wilcox et al.
patent: 5875342 (1999-02-01), Temple

Affiliated with

Also associated with

Rating

Data processor with protected non-maskable interrupt does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor with protected non-maskable interrupt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor with protected non-maskable interrupt will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1338276