Data processor, semiconductor memory device and clock...

Static information storage and retrieval – Read/write circuit – Precharge

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S241000

Reexamination Certificate

active

06894939

ABSTRACT:
In a data processor which comprises a semiconductor memory device, a potential on a bit line of the semiconductor memory device is monitored at the end of a precharge, required for the semiconductor memory device, to detect an anomalous frequency of a clock applied from the outside. The anomalous frequency is detected by determining whether or not the potential on the bit line has reached a predetermined potential. When the potential on the bit line has not reached a predetermined potential, the operation of a CPU is reset.

REFERENCES:
patent: 5386150 (1995-01-01), Yonemoto
patent: 6580653 (2003-06-01), Yamanaka
patent: 6717865 (2004-04-01), Laurent
patent: 2002-055130 (2002-02-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data processor, semiconductor memory device and clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor, semiconductor memory device and clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor, semiconductor memory device and clock... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3418185

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.