Data processing system, circuit arrangement and program product

Details Data processing system, circuit arrangement and program product Data processing system, circuit arrangement and program product

1998-03-27

2000-12-05

Moise, Emmanuel L.

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

714729, 324 731, 324763, G01R 3128

Patent

active

061580325

ABSTRACT:
A data processing system, circuit arrangement, program product, and method thereof utilize a multi-path scan interface that is capable of providing multiple scan paths into a plurality of scan ring segments in an integrated circuit device. The multi-path scan interface utilizes one or more multiplexers coupled between scan in and scan out ports and at least one scan ring segment to provide alternate scan paths depending upon select signals supplied to each multiplexer. With such a configuration, a standardized scan interface may developed for interfacing with a wide variety of scan ring segments, and optionally, for multiple purposes. As a result, the amount of custom circuitry necessary to provide access to scan ring segments is significantly reduced.

REFERENCES:
patent: 4639919 (1987-01-01), Chang et al.
patent: 5150044 (1992-09-01), Hashizume et al.
patent: 5640337 (1997-06-01), Huang et al.
patent: 5657328 (1997-08-01), Swoboda
patent: 5668817 (1997-09-01), Adham
patent: 5724502 (1998-03-01), Cherichetti et al.
patent: 5768152 (1998-06-01), Battaline et al.
patent: 5809036 (1998-09-01), Champlin
patent: 5848264 (1998-12-01), Baird et al.
patent: 5862152 (1999-01-01), Handly et al.
patent: 5969538 (1999-10-01), Whetsel
patent: 5974578 (1999-10-01), Mizokawa et al.
patent: 5991898 (1999-11-01), Rajski et al.
patent: 6000051 (1999-12-01), Nadeau-Dostie et al.
Chandramouu, R. et al., "Testing systems on a chip", IEEE Spectrum, (Nov., 1996), pp. 42-47.
Day, L.L. et al., "Micro Token Ring", IBM.RTM. Technical Disclosure Bulletin, vol. 37, No. 9, (Sep., 1994), pp. 485-486.
Whetsel, Lee, Built-in Self-Test (BIST) Using Boundary Scan, Texas Instruments Incorporated, SCTA043A, (Dec. 1996).
Whetsel, Lee, Hierarchically Accessing 1149.1 Applications in a System Environment, Texas Instruments Incorporated, SCTA033, Proceedings of International Test Conference, Baltimore, MD (Oct. 17-21, 1993), IEEE reprinted with permission (1993), pp. 1-12.
Texas Instrument Incorporated, 'ABT8996 Addressable Scan Port (ASP) Product Literature, (1996).
Texas Instruments Incorporated, IEEE1149.1 (JTAG) Boundary-Scan Logic Products Literature, SCTB042, (1996).
Texas Instruments Incorporated, SN54ABT8995, SN74ABT8996 10-Bit Addressable Scan Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG) TAP Transceivers Product Information, SCBS489B--Aug. 1994 (Rev. Dec. 1996), pp. 1-40.
Texas Instruments Incorporated, Data Formats, http://www.ti.com/sc/docs/jtag/format.htm (downloaded Nov. 21, 1997).
Texas Instruments Incorporated, IEEE Std 1149.1 (JTAG) Testability Primer, Semiconductor Group (1997).

Affiliated with

Also associated with

Rating

Data processing system, circuit arrangement and program product does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing system, circuit arrangement and program product , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing system, circuit arrangement and program product will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-971151