Data processing integrated circuit with improved decoder arrange

Details Data processing integrated circuit with improved decoder arrange Data processing integrated circuit with improved decoder arrange

1985-08-07

1989-02-28

Hecker, Stuart N.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

365230, G11C 700, G11C 800

Patent

active

048092290

ABSTRACT:
An improved data processing IC chip which can be fabricated with a reduced area is disclosed. The data processing chip includes a plurality of memory blocks provided at different locations. The memory blocks are adapted to be selected by decoded outputs. Each of the memory blocks is provided with a unit decoding circuit for producing a decoded output therefor and the unit decoding circuit is located close to the associated memory block.

REFERENCES:
patent: 4443864 (1984-04-01), McElroy
patent: 4449207 (1984-05-01), Kung et al.
patent: 4566082 (1986-01-01), Anderson
patent: 4672587 (1987-06-01), Geiger et al.

Affiliated with

Also associated with

Rating

Data processing integrated circuit with improved decoder arrange does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing integrated circuit with improved decoder arrange, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing integrated circuit with improved decoder arrange will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1374038