Data processing apparatus and method for flash memory

Details Data processing apparatus and method for flash memory Data processing apparatus and method for flash memory

2005-11-16

2009-11-03

Kim, Matt (Department: 2186)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S722000, C714S746000, C714S753000, C714S768000, C714S773000

Reexamination Certificate

active

07613982

ABSTRACT:
A data processing apparatus and method for a flash memory, which make it easy to determine whether data stored in the flash memory is valid, are provided. The data processing apparatus includes a user request unit which issues a request for performing a data operation on a flash memory using a predetermined logical address, a conversion unit which converts the logical address into a physical address, and a control unit which performs the data operation on the physical address and writes inverted data obtained by inverting error correction code (ECC) corresponding to data used in the data operation to a region indicating whether the ECC is erroneous.

REFERENCES:
patent: 3840862 (1974-10-01), Ready
patent: 4617660 (1986-10-01), Sakamoto
patent: 4980888 (1990-12-01), Bruce et al.
patent: 5617348 (1997-04-01), Maguire
patent: 5630093 (1997-05-01), Holzhammer et al.
patent: 5708790 (1998-01-01), White et al.
patent: 5875477 (1999-02-01), Hasburn et al.
patent: 5925141 (1999-07-01), Ariki
patent: 6000006 (1999-12-01), Bruce et al.
patent: 6014755 (2000-01-01), Wells et al.
patent: 6141251 (2000-10-01), Xing
patent: 6158004 (2000-12-01), Mason et al.
patent: 6275960 (2001-08-01), Cappelletti et al.
patent: 6374324 (2002-04-01), Han
patent: 6910169 (2005-06-01), Sharma
patent: 2002/0184592 (2002-12-01), Koga et al.
patent: 2003/0099134 (2003-05-01), Lasser et al.
patent: 2005/0013154 (2005-01-01), Honda et al.
patent: 1480953 (2004-03-01), None
patent: 1100205 (2001-05-01), None
patent: 63-298602 (1988-12-01), None
patent: 6-67912 (1994-03-01), None
patent: 6-309185 (1994-11-01), None
patent: 7-182886 (1995-07-01), None
patent: 10-134586 (1998-05-01), None
patent: 11-16389 (1999-01-01), None
patent: 2000-067588 (2000-03-01), None
patent: 2000-99405 (2000-04-01), None
patent: 2001-92723 (2001-04-01), None
patent: 2001-351398 (2001-12-01), None
patent: 2003-187585 (2003-07-01), None
patent: 10-200-0011610 (2000-02-01), None
patent: 10-2004-0042478 (2004-05-01), None
patent: 10-2005-0040120 (2005-05-01), None
patent: 2004/031966 (2004-04-01), None
IBM Technical Disclosure Bulletin, “Memory Error Detection Using Error Correction Code Hardware”, Jan. 1986, vol. 28, Issue 8, pp. 1698-1699.
IBM Technical Disclosure Bulletin, “Inverted ECC To Flag Unreliable Data”, Aug. 1982, vol. 25, Issue 3B, pp. 16-13-1614.
Rene Martinez, “ECC”, Jul. 2001, pp. 1-5, http://searchnetworking.techtarget.com/sDefinition/0,,sid7—gci212028,00.html.
Microsoft, “Computer Dictionary”, 2002, Fifth Edition, p. 76.
Kamali. “Error Control Coding: Protecting Digital Information Through the Bumpy Course of Transmission and Storage.” IEEE Potentials: New York, Apr. 1995, vol. 14, No. 2, pp. 15-19.

Affiliated with

Also associated with

Rating

Data processing apparatus and method for flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processing apparatus and method for flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processing apparatus and method for flash memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4087214