Data output buffer circuit for a SRAM

Details Data output buffer circuit for a SRAM Data output buffer circuit for a SRAM

1988-08-30

1991-11-19

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

307443, G11C 800

Patent

active

050671090

ABSTRACT:
For a SRAM having a sense amplifier amplifying memory data and a read/write control circuit controlling operations of the sense amplifier, a data output buffer circuit is provided, which includes: a drive output node from which data output buffer provides output data; a first circuit providing a NOR function of an SAS signal from the sense amplifier and an output enable signal (OE) from the read/write control circuit; a second circuit providing a NOR function of an SAS signal from the sense amplifier and the output enable signal (OE) from the read/write control circuit; a third circuit eliminating noise produced by transition in the outputs of the first and second circuit and also enhancing a response time; a fourth circuit inverting the output of the first circuit; a fifth circuit inverting twice, sequentially, the output of the second circuit; and a sixth circuit responsive to the fourth and fifth circuit, alternatively providing, depending on the SAS and an SAS signal from the sense amplifier, one of three states on the drive output node: a first and second output state, and a third high impedance state. None of the first, second, third, fourth, fifth, and sixth circuit requires use of a single pulse output signal externally provided to the data output buffer circuit. During transition from the first state to the second state, the drive output node passes through the third high impedance state.

REFERENCES:
patent: 4644505 (1987-02-01), Mahmood
patent: 4719602 (1988-01-01), Hag et al.
"Two 13-ns 64K CMOS SRAM's with Very Low Active Power and Improved Asynchronous Circuit Techniques"; Stephen T. Flannagan et al.; IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5, Oct. 1986, pp. 692-703.
ISSCC 87/Friday, Feb. 27,1987/Grand Ballroom West/Fam 19.7-1 page.

Affiliated with

Also associated with

Rating

Data output buffer circuit for a SRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data output buffer circuit for a SRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data output buffer circuit for a SRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1375073