Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Reexamination Certificate
2007-01-09
2007-01-09
Le, Thong Q. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
C365S207000
Reexamination Certificate
active
11030784
ABSTRACT:
A data I/O apparatus for use in a memory device. The data I/O apparatus for use in the memory device performs data transmission using the same polarity when neighbor global I/O lines have opposite polarities to reduce coupling noise generated between global I/O lines acting as data I/O lines of a memory device, performs data recovery, and basically deletes the coupling noise, such that it reduces the failure rate of the memory device.
REFERENCES:
patent: 5305280 (1994-04-01), Hayano
patent: 5768210 (1998-06-01), Matsui et al.
patent: 6128700 (2000-10-01), Hsu et al.
patent: 6151273 (2000-11-01), Iwamoto et al.
Hynix / Semiconductor Inc.
Le Thong Q.
Marshall & Gerstein & Borun LLP
LandOfFree
Data input/output (I/O) apparatus for use in memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data input/output (I/O) apparatus for use in memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data input/output (I/O) apparatus for use in memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3735559