Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Reexamination Certificate
2007-10-30
2007-10-30
Mai, Son L. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
C365S200000, C326S009000
Reexamination Certificate
active
11444526
ABSTRACT:
A data holding circuit includes a first data holding unit, a second data holding unit and a selection unit. In the first data holding unit, a probability of a soft error at a time when input data has a first level is lower than a probability of a soft error at a time when the input data has a second level. In the second data holding unit, a probability of a soft error at a time when the input data has the second level is lower than a probability of a soft error at a time when the input data has the first level. The selection unit selects an output from the first data holding unit when the input data has the first level, and selects an output from the second data holding unit when the input data has the second level.
REFERENCES:
patent: 4868420 (1989-09-01), Itoh et al.
patent: 5473185 (1995-12-01), Pfiester et al.
patent: 5608674 (1997-03-01), Yabe et al.
patent: 6327176 (2001-12-01), Li et al.
patent: 6369630 (2002-04-01), Rockett
patent: 6377098 (2002-04-01), Rebeor
patent: 6476643 (2002-11-01), Hugues et al.
patent: 6703858 (2004-03-01), Knowles
patent: 6809957 (2004-10-01), Lesea
patent: 7061304 (2006-06-01), Anand et al.
patent: 2003/0179031 (2003-09-01), Arima et al.
patent: 2005/0116361 (2005-06-01), Fukui
patent: 2003-273709 (2003-09-01), None
Mark P. Baze et al., “A Digital CMOS Design Technique for SEU Hardening”,IEEE Transactions on Nuclear Science, vol. 47, No. 6, pp. 2603-2608, Dec. 2000.
H. Fukui et al., “Comprehensive Study on Layout Dependence of Soft Errors in CMOS Latch Circuits and its Scaling Trend for 65 nm Technology Node and Beyond”,2005 Symposium on VLSI Technology Digest of Technical Papers, pp. 222-223, Jun. 14, 2005.
Foley & Lardner LLP
Mai Son L.
LandOfFree
Data holding circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data holding circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data holding circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3900450