Static information storage and retrieval – Read/write circuit – Multiplexing
Patent
1992-06-11
1994-08-30
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Multiplexing
36518908, 36523006, 365239, 371 371, 395425, H03M 1300
Patent
active
053434269
ABSTRACT:
A computer system includes a main memory that is able to make use of DRAM memory devices having a relatively high level of bad cells (hard faults). An EDC circuit is provided which uses combinatorial logic to perform a BCH code type of error detection and correction. A primary feature is the recognition that due to use of high density integrated circuits--gate arrays--it is no longer necessary to use sequential logic to decode the multiple-bit error correcting codes. An EDC with 128-bits of data and a check bit field 41-bits wide, using a BCH code, constructed in ASIC sea-of-gates technology using about 87,000 logic gates, can correct 5-bits in error and can detect 6-bits in error. By using multiple-bit EDC in the controller for main memory, it is no longer necessary that all DRAM devices be ostensibly "perfect." A certain density of non-functional memory cells can be tolerated, yet the memory system will still return perfect data. The added cost of multiple-bit EDC, including the added cost of extra storage for the check bits and the EDC circuit itself, is more than compensated by reduced cost of the DRAMs. In a addition the computer system includes a solid-state disk type memory for a computer system is able to make use of DRAM memory devices having a relatively high level of bad cells (hard faults). An EDC circuit is employed to perform a Reed-Solomon code type of error detection and correction. A primary feature is the recognition that it is no longer necessary that all DRAM devices be ostensibly "perfect." A certain density of non-functional memory cells can be tolerated, yet the memory system will still return perfect data. The added cost of multiple-bit EDC, including the added cost of extra storage for the check bits and the EDC circuit itself, is more than compensated by reduced cost of the DRAMs. A preferred data formatter circuit to convert between symbol and word data is also described.
REFERENCES:
patent: 4680701 (1987-07-01), Cochran
patent: 4727509 (1988-02-01), Johnson et al.
patent: 5077737 (1991-12-01), Leger et al.
patent: 5107503 (1992-04-01), Riggle et al.
"Bus Size Independent Architecture", IBM TDB, vol. 28, No. 8, Jan./1986, pp. 3579-3581.
W. Wesley Peterson and E. J. Weldon, Jr., Error-Correcting Codes, Second Edition, 1972, pp. 262-317 & 350-373, The Massachusetts Institute of Technology.
LSI Logic Corporation, L64710 8-Error Correcting Reed-Solomon Codec Preliminary, 1990, pp. 242-243.
Peter Alfke, et al., The Programmable Gate Array Data Book, 1989, pp. 1122 01-1122 02, XILINX.
Cassidy Charles
Kemp Paul
Cefalo Albert P.
Digital Equipment Corporation
LaRoche Eugene R.
Maloney Denis G.
Nguyen Viet Q.
LandOfFree
Data formater/converter for use with solid-state disk memory usi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data formater/converter for use with solid-state disk memory usi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data formater/converter for use with solid-state disk memory usi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-34666