Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Patent
1997-09-30
1999-10-19
Palys, Joseph E.
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
713401, 713500, 713600, G06F 112
Patent
active
059681802
ABSTRACT:
A method and apparatus for capturing data. A first latch latches data from a data source in response to respective rising edge transitions of a first clock signal. A second latch latches data from the data source in response to respective falling edge transitions of the first clock signal. A delay circuit generates a second clock signal that lags the first clock signal by a delay period and, in response to respective transitions of the second clock signal, a multiplexer alternately selects the first latch and the second latch to output data to a storage element. A pulse strobe circuit strobes the output data into the storage element in response to the first clock signal and the second clock signal being in different states.
REFERENCES:
patent: 4415984 (1983-11-01), Gryger et al.
patent: 4723227 (1988-02-01), Murotani
patent: 4811364 (1989-03-01), Sager et al.
patent: 4881165 (1989-11-01), Sager et al.
patent: 4984190 (1991-01-01), Katori et al.
patent: 5313594 (1994-05-01), Wakerly
patent: 5524270 (1996-06-01), Haess et al.
patent: 5586309 (1996-12-01), Lin
patent: 5600824 (1997-02-01), Williams et al.
Hossain Abu
Intel Corporation
Palys Joseph E.
LandOfFree
Data capture circuit for asynchronous data transfer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data capture circuit for asynchronous data transfer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data capture circuit for asynchronous data transfer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2050150