Static information storage and retrieval – Read/write circuit – Precharge
Patent
1985-09-05
1987-10-20
Heckler, Thomas M.
Static information storage and retrieval
Read/write circuit
Precharge
364900, G11C 1140
Patent
active
047018887
ABSTRACT:
A data bus discharging circuit capable of enabling the high-speed operation of a microprocessor, includes a control signal generating circuit which provides control signals, a precharge/enable signal generating circuit which provides a precharge control signal and an enable signal, a discharge detecting circuit which detects small changes in the potential of the bit lines of the data bus, and a discharging circuit which sets the bit lines of the data bus selectively at a ground potential in response to the discharge detecting circuit.
REFERENCES:
patent: 3938094 (1976-02-01), Caudel
patent: 3967252 (1976-06-01), Donnelly
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 4063118 (1977-12-01), Nishimura
patent: 4216389 (1980-08-01), Carter
patent: 4247791 (1981-01-01), Rovell
patent: 4397001 (1983-08-01), Takemae
patent: 4407016 (1983-09-01), Bayliss et al.
patent: 4424563 (1984-01-01), Lynch
patent: 4455627 (1984-06-01), Oritani
patent: 4500988 (1985-02-01), Bennett et al.
patent: 4551821 (1985-11-01), Yokouchi et al.
Heckler Thomas M.
Lacasse Randy
OKI Electric Industry Co., Ltd.
LandOfFree
Data bus discharging circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Data bus discharging circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data bus discharging circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1616517