Data arrangement control signal generator for use in...

Static information storage and retrieval – Read/write circuit – Signals

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S193000, C365S194000, C365S233100

Reexamination Certificate

active

07411842

ABSTRACT:
A data arrangement control signal generation circuit for use in a semiconductor memory device includes a plurality of data arrangement control signal generation units connected in series, each for selectively generating a data arrangement control signal according to a column address strobe (CAS) latency.

REFERENCES:
patent: 5883855 (1999-03-01), Fujita
patent: 6166970 (2000-12-01), Yun
patent: 6205062 (2001-03-01), Kim et al.
patent: 6453381 (2002-09-01), Yuan et al.
patent: 6687181 (2004-02-01), Usuki et al.
patent: 2002/0196662 (2002-12-01), Pascucci
patent: 2000-0044591 (2000-07-01), None
patent: 2001-0048248 (2001-06-01), None
patent: 2003-0080313 (2003-10-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Data arrangement control signal generator for use in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data arrangement control signal generator for use in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data arrangement control signal generator for use in... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4020028

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.