Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
2006-06-27
2006-06-27
Le, Dung A. (Department: 2818)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C438S790000, C438S706000, C438S709000
Reexamination Certificate
active
07067441
ABSTRACT:
A process for removing resist (114) from a CDO dielectric material (110) that uses a non-damaging plasma in a reducing atmosphere under high power and using a structure (150) or other means to limit ions from the plasma from reaching the surface of the CDO material (110).
REFERENCES:
patent: 6028015 (2000-02-01), Wang et al.
patent: 6054379 (2000-04-01), Yau et al.
patent: 6156671 (2000-12-01), Chang et al.
patent: 6277733 (2001-08-01), Smith
patent: 6528432 (2003-03-01), Ngo et al.
patent: 6602802 (2003-08-01), Aoi
patent: 6630406 (2003-10-01), Waldfried et al.
patent: 2002/0058397 (2002-05-01), Smith et al.
patent: 2003/0104320 (2003-06-01), Nguyen et al.
U.S. Appl. No. 09/199,829 filed Nov. 25, 1998.
U.S. Appl. No. 09/199,600 filed Nov. 25, 1998.
U.S. Appl. No. 10/647,985 filed Nov. 18, 2003.
Matz Phillip D.
Smith Patricia B.
Brady III W. James
Garner Jacqueline J.
Le Dung A.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Damage-free resist removal process for ultra-low-k processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Damage-free resist removal process for ultra-low-k processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Damage-free resist removal process for ultra-low-k processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3706885