Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-10-30
2007-10-30
Lamarre, Guy (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S774000
Reexamination Certificate
active
10802519
ABSTRACT:
An architecture and method for cyclical redundancy check (CRC) calculation and checking is disclosed. This architecture may include a CRC calculation function, a plurality of CRC nullification functions, and a multiplexer to select the output of one of the plurality of CRC nullification functions. The architecture may further comprise N-1 CRC nullification functions, where N is number bytes in the data bus.
REFERENCES:
patent: 5237593 (1993-08-01), Fisher et al.
patent: 5598424 (1997-01-01), Erickson et al.
patent: 5724368 (1998-03-01), Zook
patent: 6141784 (2000-10-01), Davis et al.
patent: 6424632 (2002-07-01), Poret et al.
patent: 6519737 (2003-02-01), Derby
patent: 6519738 (2003-02-01), Derby
patent: 6754870 (2004-06-01), Yoshida et al.
patent: 7082563 (2006-07-01), Gemelli et al.
patent: 2003/0093752 (2003-05-01), Chen
patent: 2004/0047327 (2004-03-01), Chen
patent: 2004/0137860 (2004-07-01), Oh et al.
patent: 2005/0042985 (2005-02-01), Cheng et al.
patent: 2005/0044057 (2005-02-01), Bluvshteyn et al.
Frenzel, Lois E., Programmable Framer Chip Improves OC-48 Efficiency, Apr. 16, 2001, Electroinc Design, pp. 1-4.
Louis E. Frenzel, “Programmable Framer Chip Improves OC-48 Efficiency, Using virtual concatenation, a next-generation Sonet chip allocates bandwidth dynamically, facilitates provisioning, and preclassifies and tags packets to free up network processors.”, Electronic Design Apr. 16, 2001, 4 pages.
Nilam Ruparelia, “Delivering Ethernet over Sonet using Virtual Concatenation”, CommsDesign, Feb. 25, 2002, 8 pages.
Michael Timothy Moore, “Filling the WAN-communications-line card”, www.ednmag.com, Apr. 18, 2002, p. 83-90.
“A Brief Explanation of CRC Computation”, http://www.ece.msstate.edu/˜reese/EE4743/crcexplained.htm, downloaded Jan. 16, 2004, 2 pages.
Eric E. Johnson, “High-Speed Computation on Cyclic Redundancy Checks”, NMSU-ECE-95-011, Nov. 1995, 14 pages.
Annayya Dinesh
Verma Vatan Kumar
Blakely , Sokoloff, Taylor & Zafman LLP
Chaudry Mujtaba K.
Cypress Semiconductor Corporation
Lamarre Guy
LandOfFree
Cyclical redundancy check using nullifiers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cyclical redundancy check using nullifiers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cyclical redundancy check using nullifiers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3852666