Cyclic redundancy checking of a field programmable gate...

Details Cyclic redundancy checking of a field programmable gate... Cyclic redundancy checking of a field programmable gate...

2006-10-17

2006-10-17

Ton, David (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S718000

Reexamination Certificate

active

07124347

ABSTRACT:
A method for detecting an error in data stored in configuration SRAM and user assignable SRAM in a FPGA comprises providing serial data stream into the FPGA from an external source, loading data from the serial data stream into the configuration SRAM in response to address signals generated by row column counters, loading data from the serial data stream into the user assignable SRAM in response to address signals generated by row and column counters, loading a seed and signature from the serial data stream into a cyclic redundancy checking circuit, cycling data out of configuration SRAM and user assignable SRAM by the row and column counters, performing error checking on the data that has been cycled out of the configuration SRAM and out of the user assignable SRAM by the cyclic redundancy checking circuit, and generating an error signal when an error is detected by the error checking circuit.

REFERENCES:
patent: 4277844 (1981-07-01), Hancock et al.
patent: 4593393 (1986-06-01), Mead et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4930097 (1990-05-01), Ledenbach et al.
patent: 5187392 (1993-02-01), Allen
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5222066 (1993-06-01), Grula et al.
patent: 5365485 (1994-11-01), Ward et al.
patent: 5375089 (1994-12-01), Lo
patent: 5598424 (1997-01-01), Erickson et al.
patent: 5611042 (1997-03-01), Lordi
patent: 5668947 (1997-09-01), Batcher
patent: 5680404 (1997-10-01), Gray
patent: 5724370 (1998-03-01), Sferrazza et al.
patent: 5744979 (1998-04-01), Goetting
patent: 5744980 (1998-04-01), McGowan et al.
patent: 5761140 (1998-06-01), Choi
patent: 5801547 (1998-09-01), Kean
patent: 5815003 (1998-09-01), Pedersen
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5821776 (1998-10-01), McGowan
patent: 5825200 (1998-10-01), Kolze
patent: 5825201 (1998-10-01), Kolze
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5825662 (1998-10-01), Trimberger
patent: 5828230 (1998-10-01), Young
patent: 5828538 (1998-10-01), Apland et al.
patent: 5831448 (1998-11-01), Kean
patent: 5835998 (1998-11-01), Pedersen
patent: 5838167 (1998-11-01), Erickson et al.
patent: 5838584 (1998-11-01), Kazarian
patent: 5838954 (1998-11-01), Trimberger
patent: 5847441 (1998-12-01), Cutter et al.
patent: 5847577 (1998-12-01), Trimberger
patent: 5848005 (1998-12-01), Cliff et al.
patent: 5850151 (1998-12-01), Cliff et al.
patent: 5850152 (1998-12-01), Cliff et al.
patent: 5850564 (1998-12-01), Ting et al.
patent: 5859542 (1999-01-01), Pedersen
patent: 5859543 (1999-01-01), Kolze
patent: 5859544 (1999-01-01), Norman
patent: 5861761 (1999-01-01), Kean
patent: 5869981 (1999-02-01), Agrawal et al.
patent: 5870586 (1999-02-01), Baxter
patent: 5880492 (1999-03-01), Duong et al.
patent: 5880597 (1999-03-01), Lee
patent: 5880598 (1999-03-01), Duong
patent: 5883526 (1999-03-01), Reddy et al.
patent: 5883850 (1999-03-01), Lee et al.
patent: 5931959 (1999-08-01), Kwiat
patent: 6038627 (2000-03-01), Plants
patent: 6049487 (2000-04-01), Plants et al.
patent: 6101624 (2000-08-01), Cheng et al.
patent: 6237124 (2001-05-01), Plants
patent: 6430088 (2002-08-01), Plants et al.
patent: 6496887 (2002-12-01), Plants
patent: 6560743 (2003-05-01), Plants
patent: 6799240 (2004-09-01), Plants
patent: 0 415 542 (1991-03-01), None
patent: 0 415 542 (1991-10-01), None
patent: 0 889 593 (1999-01-01), None
B. D. Liu et al., A New Low Overhead Design For Testability Of Programmable Logic Arrays, Department of Electrical Engineering National Cheng Kung University, IEE, pp. 1972-1975, 1972 (no month).

Affiliated with

Also associated with

Rating

Cyclic redundancy checking of a field programmable gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cyclic redundancy checking of a field programmable gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cyclic redundancy checking of a field programmable gate... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3699804