Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2005-12-21
2009-10-13
Portka, Gary J (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S104000, C710S310000, C340S005610, C340S005640
Reexamination Certificate
active
07603511
ABSTRACT:
A method of ensuring that data sent to a handheld wireless communications device is written to non-volatile memory is disclosed. In a device, where data is initially written to a first volatile memory and then written to a second volatile memory before being written from the second volatile memory to a non-volatile memory, software code is implemented that causes the writing of the data to non-volatile memory concurrently with the writing of the data to the second volatile memory. The software code may incorporate operating system commands (such as Windows OS).
REFERENCES:
patent: 5581726 (1996-12-01), Tanaka
patent: 6092160 (2000-07-01), Marsters
patent: 2004/0004737 (2004-01-01), Kahn et al.
patent: 0 398 654 (1990-11-01), None
patent: 0834882 (1998-04-01), None
patent: 1065626 (2001-01-01), None
patent: 2002-247015 (2002-08-01), None
patent: 2336700 (2001-01-01), None
patent: WO 03/102783 (2003-12-01), None
Bylsma Rodney
Lejeune Jeff
Oliver Rob
Rybak Mike
Agarwal Brij K.
Eckert Seamens Cherin & Mellott, LLC
Jenkins David C.
Namazi Mehdi
Portka Gary J
LandOfFree
Cyclic buffer mechanism for receiving wireless data under... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cyclic buffer mechanism for receiving wireless data under..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cyclic buffer mechanism for receiving wireless data under... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4142309