Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-06-21
2005-06-21
Pert, Evan (Department: 2826)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C257S204000
Reexamination Certificate
active
06910201
ABSTRACT:
A standardized silicon platform chip has a substrate surface with an array of unconnected transistors that surround islands. The islands have circuit elements that are interconnectable within each island to form a plurality of varied circuit functions for each of the islands. The varied circuit functions include both application functions and clock functions. Interconnect layers are deposited over the substrate surface to interconnect the circuit elements within each island to complete the varied circuit functions. The varied circuit functions include varied levels of integration including at least gates, flip-flops, clock trees, and oscillators. The varied circuit functions are custom connectable to the array of unconnected transistors to form standard clock resources for the standardized silicon platform chip.
REFERENCES:
patent: 6552410 (2003-04-01), Eaton et al.
Rapid Chip™ Technology, “Fast Custom Silicon through Platform-Based Design” of LSI Logic, Copyright 2002, dated Apr. 2003, pp. 1-14.
Rapid Chip, “platforms,” “New family of RapidChip Foundation Slices” of LSI Logic, May 1, 2003, website pp. 1 and 2.
Rapid Chip, “Semiconductor Platform,” copyright 2002 by LSI Logic Corporation, 4 pages.
Rapid Chip, “platforms,” “RapidChip frequently asked questions” of LSI Logic, May 1, 2003, website pp. 1 and 2.
Rapid Chip, “platforms,” “Redefining the way chips are made” of LSI Logic, May 1, 2003, website pp. 1 and 2.
Rapid Chip, “Fast facts” of LSI Logic, May 1, 2003, website p. 1.
Byrn Jonathan William
Jensen James Arnold
Wingren Matthew Scott
LSI Logic Corporation
Pert Evan
Westman Champlin & Kelly
LandOfFree
Custom clock interconnects on a standardized silicon platform does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Custom clock interconnects on a standardized silicon platform, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Custom clock interconnects on a standardized silicon platform will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3487675