CRT update apparatus and method for variable size cache memory u

Details CRT update apparatus and method for variable size cache memory u CRT update apparatus and method for variable size cache memory u

1996-12-09

2000-07-18

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711138, 711128, 711119, G06F 1200

Patent

active

06092151&

ABSTRACT:
A portion of cache memory may be converted from temporary memory to fixed memory such that the instructions, data or both instructions and data stored at the cache memory address are fixed or locked at the cache memory address and cannot be overwritten. As a result, the portion of the cache memory corresponding to the cache memory address becomes a physical static random access memory (SRAM). The cache memory has cache memory addresses with data elements temporarily stored therein and a tag associated with each cache memory address. A use mode selector designates whether the portion of cache memory located at the cache memory address is to be converted from temporary memory to fixed memory. A use mode cache controller, using an input address from a memory address register, a tag from a tag RAM portion of cache memory, and an upper limit address and lower limit address identifying the boundaries of the data in cache memory, determines whether the input address correctly corresponds to data stored in the data cache RAM portion of cache memory (i.e., whether the data corresponding to the input address is presently stored in cache memory). Thereafter, the use mode cache controller, based on the output of the use mode selector, converts the portion of the cache memory corresponding to the input address from temporary memory to fixed memory so that the data stored in such portion is fixed and cannot be overwritten. As a result, processor performance can be improved in that the demanded data resides permanently in cache memory thereby allowing decrease in access time without requiring increases in the size of cache memory.

REFERENCES:
patent: 4357656 (1982-11-01), Saltz et al.
patent: 5367653 (1994-11-01), Coyle et al.
patent: 5371872 (1994-12-01), Larsen et al.
patent: 5465342 (1995-11-01), Walsh
patent: 5602984 (1997-02-01), Mieras

Affiliated with

Also associated with

Rating

CRT update apparatus and method for variable size cache memory u does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CRT update apparatus and method for variable size cache memory u, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CRT update apparatus and method for variable size cache memory u will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2048776