Cross leakage of capacitors in DRAM or embedded DRAM

Details Cross leakage of capacitors in DRAM or embedded DRAM Cross leakage of capacitors in DRAM or embedded DRAM

1998-12-14

2001-05-08

Elms, Richard (Department: 2824)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S253000

Reexamination Certificate

active

06228699

ABSTRACT:

BACKGROUND OF THE INVENTION
(1) Field of the Invention
The invention relates to the field of the manufacturing of semiconductor integrated circuits, and more specifically to the aspect of dielectric insulation between capacitors fabricated for DRAM cells.
(2) Description of Prior Art
The process technology in the manufacturing of Dynamic Random Access Memory (DRAM) has, during the last several decades, migrated from 0.8 um 4M memories to 0.25 um 256M memories with a continuing decrease in memory cell size and concurrent increase in memory capacity. This scaling down in memory cell capacity puts increased emphasis on the dielectric isolation between the DRAM cells since this dielectric isolation impacts data retention capability.
One of the process technologies that have been used in the manufacturing of DRAM devices is the process of Selective Epitaxial Growth (SEG) of silicon. This process allows the deposition of a silicon epitaxial layer on a bare silicon surface without the simultaneous growth of amorphous silicon thin film on the silicon dioxide or silicon nitride interface. The SEG process has been used to develop an epitaxy-over-trench (EOT) process for DRAM technology. This approach allows the transfer transistor to be fabricated directly over the storage capacitor, resulting in a high density DRAM.
DRAM memory is so named because its cells can retain information only for a limited period of time before they must be read and refreshed at periodic intervals. A DRAM cell consists of one transistor and one storage capacitor. For bit densities of up to one megabit, planar-type storage capacitors are used. However, as storage densities increase, the amount of charges needed for a sufficient noise margin remains fixed. Therefore, in order to increase the specific capacitance, two different routes have been taken. The first is to store charges vertically in a trench. The second solution, which allows the cell to shrink in size without losing storage capacity, is to stack the capacitor on top of the access transistor. It is apparent from this that, as the memory density increases, the capacitor structure becomes more intricate and growth in the vertical direction. The present invention addresses the solution of storing charges vertically in a trench.
DRAM storage cell capacity can be increased by making the capacitor dielectric thinner, by using a dielectric with a larger dielectric constant or by increasing the area of the capacitor. The first two options are not currently available since capacitor dielectrics thinner than those now being used in DRAM cells will suffer leakage due to an electron tunneling effect. Dielectrics with significantly larger dielectric constants than that of SiO
2
have not yet been accepted for DRAM application.
It must also be noted that since the 256-kbit DRAM generation bilayer films (consisting of both silicon nitride and SiO
2
) have been used as the capacitor dielectric to increase cell capacitance. The higher dielectric constant of Si
3
Ni
4
(twice as large as that of SiO
2
) was responsible for this increase.
The approach of storing charges vertically in a trench results in stacking the storage capacitor on top of the access transistor. The lower electrode of the stacked capacitor (STC) is in contact with the drain of the access transistor whereby the bit line runs over the top of the stacked capacitor. For STC cells to be made feasible for larger capacity DRAM's, an insulator with a larger dielectric constant than that of SiO
2
must be used.
U.S. Pat. No. 5,362,666 (Dennision) and U.S. Pat. No. 5,405,796 (Jones, Jr.) show crown capacitor with conventional insulation between capacitors.
U.S. Pat. No. 5,798,289 (Ajika et al.) discloses several embodiments of capacitors.
SUMMARY OF THE INVENTION
It is the primary objective of the invention to reduce leakage currents between capacitors of a DRAM structure.
It is another objective of the invention to enhance DRAM data retention.
It is yet another objective of the present invention to teach a method that is easy to implement for reduction of leakage current between capacitors of a DRAM structure and for the enhancement of DRAM data retention.
The present invention teaches the formation of stacked capacitors for a DRAM structure. A layer of oxide (crown oxide) is deposited on top of the semiconductor substrate; openings (crown holes) are etched into this layer of oxide. A thin layer of poly is deposited over the inside surface of the crown holes and over the top surface of the insulation between the crown holes. High temperature oxidation is performed on the exposed surface of this layer of poly, this high temperature oxidation fully converts the poly to thermal oxide. An anisotropic etch of the surface of the thermal oxide creates only a thermal oxide film on the sidewalls of the inter-capacitance insulation. This thermal oxide film has superior film quality and increases the insulation between DRAM capacitors thereby reducing leakage current. The bottom electrode for the capacitor is formed, ONO is grown on the exposed surface of the bottom electrode (forming the dielectric of the capacitor) after which the top electrode of the capacitor cell is formed.


REFERENCES:
patent: 5116776 (1992-05-01), Chan et al.
patent: 5219781 (1993-06-01), Yoneda
patent: 5362666 (1994-11-01), Dennison
patent: 5364813 (1994-11-01), Koh
patent: 5405796 (1995-04-01), Jones, Jr.
patent: 5413950 (1995-05-01), Chen et al.
patent: 5702968 (1997-12-01), Chen
patent: 5798289 (1998-08-01), Ajika et al.
patent: 5847460 (1998-12-01), Liou et al.

Affiliated with

Also associated with

Rating

Cross leakage of capacitors in DRAM or embedded DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cross leakage of capacitors in DRAM or embedded DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cross leakage of capacitors in DRAM or embedded DRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2566982