Electrical computers and digital data processing systems: input/ – Intrasystem connection
Reexamination Certificate
2005-12-27
2005-12-27
An, Meng-Al T. (Department: 2195)
Electrical computers and digital data processing systems: input/
Intrasystem connection
C710S048000, C710S242000, C710S260000, C710S311000, C711S163000, C712S244000, C714S011000
Reexamination Certificate
active
06981079
ABSTRACT:
A interrupt is generated for all processors in a multiprocessor system when a critical datapath experiences an error. Serialization code in the interrupt handling routine for that interrupt suspends all processors except one and places the suspended processors in a waiting queue while the one processor handles the error. After the error has been handled, the remaining processors are allow to execute the interrupt handler, which simply exits detecting no error.
REFERENCES:
patent: 4371930 (1983-02-01), Kim
patent: 4535455 (1985-08-01), Peterson
patent: 4604751 (1986-08-01), Aichelmann, Jr. et al.
patent: 4920485 (1990-04-01), Vahidsafa
patent: 5072450 (1991-12-01), Helm et al.
patent: 5245615 (1993-09-01), Treu
patent: 5263032 (1993-11-01), Porter et al.
patent: 5488731 (1996-01-01), Mendelsohn
patent: 5504859 (1996-04-01), Gustafson et al.
patent: 5548730 (1996-08-01), Young et al.
patent: 5729767 (1998-03-01), Jones et al.
patent: 5761458 (1998-06-01), Young et al.
patent: 5889933 (1999-03-01), Smith
patent: 5911084 (1999-06-01), Jones et al.
patent: 5951669 (1999-09-01), Bailey et al.
patent: 6061788 (2000-05-01), Reynaud et al.
patent: 6158025 (2000-12-01), Brisse et al.
patent: 6317848 (2001-11-01), Sorens et al.
patent: 6356963 (2002-03-01), Maguire et al.
patent: 6587961 (2003-07-01), Garnett et al.
patent: 6823448 (2004-11-01), Roth et al.
patent: 2002/0144004 (2002-10-01), Gaur et al.
patent: 2003/0005245 (2003-01-01), Catherwood
patent: 2003/0051190 (2003-03-01), Marisetty et al.
patent: 57055454 (1982-04-01), None
patent: 8137764 (1996-05-01), None
Reinhardt et al., “Transient Fault Detection via Simultaneous Multithreading”, ISCA 00 Vancouver, British Columbia Canada, Copyright (c) 2000 ACM 1-58113-287-5/00/06-25, pp. 25-36.
Dawkins George John
Kulkarni Ashwini
Lee Van Hoa
McIntosh Gordon D.
Patel Kanisha
An Meng-Al T.
Glanzman Gerald H.
International Business Machines - Corporation
McBurney Mark E.
To Jennifer N.
LandOfFree
Critical datapath error handling in a multiprocessor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Critical datapath error handling in a multiprocessor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Critical datapath error handling in a multiprocessor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3509829