CPLD with multi-function blocks and distributed memory

Details CPLD with multi-function blocks and distributed memory CPLD with multi-function blocks and distributed memory

2005-04-12

2005-04-12

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Signal level or switching threshold stabilization

C326S030000, C326S034000, C326S038000

Reexamination Certificate

active

06879182

ABSTRACT:
A programmable device includes a plurality of programmable blocks each associated with a distributed memory block. The programmable blocks may be configured as logic or memory. The addressing circuitry for each distributed memory block may be shared with its associated programmable block or may be separate.

REFERENCES:
patent: 5926033 (1999-07-01), Saigo et al.
patent: 5966027 (1999-10-01), Kapusta et al.
patent: 6031389 (2000-02-01), Fotouhi et al.
patent: 6084426 (2000-07-01), Allen
patent: 6184713 (2001-02-01), Agrawal et al.
patent: 6191606 (2001-02-01), Ye et al.
patent: 6320408 (2001-11-01), Kwong
patent: 6335934 (2002-01-01), Sakurai et al.
patent: 6396301 (2002-05-01), Wallace et al.
patent: 6456108 (2002-09-01), Schmied et al.
patent: 6477606 (2002-11-01), Kawamura et al.
patent: 6538466 (2003-03-01), Lovett
ispMACH 5000VG Family, 3.3V In-System Programmable SuperBIG, SuperWIDE High Density PLDs Datasheet, Lattice Semiconductor Corporation, Dec. 2001.
ispXPLD 5000MX Family, 3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD Family Datasheet, Lattice Semiconductor Corporation, Mar. 2003.
ispMACH 4000V/B/C/Z Family Data Sheet, Lattice Semiconductor Corporation, 2003, pp. 1-82 Mar. 2003.
U.S. patent application entitled “Multi-Stage Interconnect Architecture For Complex Programmable Logic Devices”, given ser. No. 10/428,888, filed on May 1, 2003.
U.S. patent application entitled “Programmable Logic Device With Enhanced Wide And Deep Logic Capability”, given ser. No. 10/428,982, filed on May 1, 2003.
U.S. patent application entitled “Cascaded Logic Block Architecture For Complex Programmable Logic Devices”, given ser. No. 10/428,885, filed on May 1, 2003.

Affiliated with

Also associated with

Rating

CPLD with multi-function blocks and distributed memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with CPLD with multi-function blocks and distributed memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and CPLD with multi-function blocks and distributed memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3419048