Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-07-07
2009-10-20
Nhu, David (Department: 2895)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S700000, C438S787000, C257SE21170, C257SE21245, C257SE21277, C257SE21267, C257SE21304
Reexamination Certificate
active
07605071
ABSTRACT:
Properties of a hard mask liner are used against the diffusion of a removal agent to prevent air cavity formation in specific areas of an interconnect stack. According to one embodiment, there is provided a method in which there is defined a portion on a surface of an IC interconnect stack as being specific to air cavity introduction, with the defined portion being smaller than the surface of the substrate. At least one metal track is produced within the interconnect stack, and there is deposited at least one interconnect layer having a sacrificial material and a permeable material within the interconnect stack. There is defined at least one trench area surrounding the defined portion and forming at least one trench, and a hard mask layer is deposited to coat the trench. At least one air cavity is formed below the defined portion of the surface by using a removal agent for removing the sacrificial material to which the permanent material is resistant.
REFERENCES:
patent: 5461003 (1995-10-01), Havemann et al.
patent: 6245658 (2001-06-01), Buynoski
patent: 6265321 (2001-07-01), Chooi et al.
patent: 6306754 (2001-10-01), Agarwal
patent: 7172980 (2007-02-01), Torres et al.
patent: 2002/0028575 (2002-03-01), Besling et al.
patent: 2002/0089060 (2002-07-01), Morisaki et al.
patent: 2002/0090794 (2002-07-01), Chang et al.
patent: 2004/0229454 (2004-11-01), Torres et al.
patent: 2007/0054485 (2007-03-01), Torres et al.
patent: 2 851 373 (2003-02-01), None
Gosset Laurent-Georges
Torres Joaquin
Bongini Stephen
Fleit Gibbons Gutman Bongini & Bianco P.L.
Jorgenson Lisa K.
Koninklijke Philips Electronics , N.V.
Nhu David
LandOfFree
Controlling lateral distribution of air gaps in interconnects does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controlling lateral distribution of air gaps in interconnects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling lateral distribution of air gaps in interconnects will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4075074