Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1996-05-07
1997-09-23
Ngo, Ngan V.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257 68, 257 70, H01L 27108, H01L 2976, H01L 2994
Patent
active
056708050
ABSTRACT:
A semiconductor memory device includes a trench formed in a semiconductor substrate. Conductive material is formed in the trench and is insulatively spaced from the semiconductor substrate to form a capacitor. A transfer gate transistor includes source/drain regions formed on a surface of the semiconductor substrate and a control gate which is insulatively spaced from a channel region between the source and drain regions. A buried strap electrically connects the capacitor to one of the source/drain regions of the transfer gate transistor. A portion of the buried strap includes recrystallized silicon.
REFERENCES:
patent: 4444620 (1984-04-01), Kovacs et al.
patent: 4509990 (1985-04-01), Vasudev
patent: 4584025 (1986-04-01), Takaoka et al.
patent: 4659392 (1987-04-01), Vasudev
patent: 4716548 (1987-12-01), Mochizuki
patent: 4753895 (1988-06-01), Mayer et al.
patent: 4816893 (1989-03-01), Mayer et al.
patent: 4820652 (1989-04-01), Hoyashi
patent: 4824793 (1989-04-01), Richardson et al.
patent: 4826300 (1989-05-01), Efron et al.
patent: 4849371 (1989-07-01), Hansen et al.
patent: 4853342 (1989-08-01), Taka et al.
patent: 4910709 (1990-03-01), Dhong et al.
patent: 4915746 (1990-04-01), Welsch
patent: 4916524 (1990-04-01), Teng et al.
patent: 4942554 (1990-07-01), Kircher et al.
patent: 4988637 (1991-01-01), Dhong et al.
patent: 5116768 (1992-05-01), Kawamura
patent: 5138420 (1992-08-01), Komori et al.
patent: 5168366 (1992-12-01), Sasaki
patent: 5185294 (1993-02-01), Lam et al.
patent: 5292678 (1994-03-01), Dhong et al.
patent: 5308783 (1994-05-01), Krautschneider et al.
patent: 5336629 (1994-08-01), Dhong et al.
patent: 5360758 (1994-11-01), Bronner et al.
Nesbit et al., A 0.6 um.sup.2, 256 Mb Trench DRAM Cell With Self-Aligned BuriEd STrap (BEST), IEDM 93-627-630 no date.
Hammerl Erwin
Ho Herbert L.
Mandelman Jack A.
Shiozawa Jun-ichi
Stengl Reinhard Johannes
International Business Machines - Corporation
Kabushiki Kaisha Toshiba
Ngo Ngan V.
Siemens Aktiengesellschaft
LandOfFree
Controlled recrystallization of buried strap in a semiconductor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controlled recrystallization of buried strap in a semiconductor , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlled recrystallization of buried strap in a semiconductor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1939561