Controlled oxide growth and highly selective etchback technique

Details Controlled oxide growth and highly selective etchback technique Controlled oxide growth and highly selective etchback technique

1997-01-15

1998-12-22

Booth, Richard A.

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438770, H01L 2131, H01L 21469

Patent

active

058518886

ABSTRACT:
A method for fabrication a gate dielectric in which an initial dielectric layer comprising a sacrificial portion and a permanent portion is formed on the semiconductor substrate. Thereafter the sacrificial portion is controllably removed with an etchback process. The gate dielectric is preferably comprised of oxynitride to reduce boron penetration from the conductive gate into the transistor channel region and the gate dielectric has a final thickness less than approximately 30 angstroms. The method includes providing a semiconductor substrate having channel region that is laterally displaced between a pair of source/drain regions. An upper surface of said semiconductor substrate is then cleaned and the semiconductor substrate is loaded into an oxidation chamber containing a first ambient maintained at a first temperature for a first duration to grow an initial dielectric layer over the channel region of said semiconductor substrate. The first ambient includes a nitrogen bearing species, and the initial dielectric layer includes a sacrificial portion formed over a permanent portion. A gate dielectric is then formed by etching back the initial dielectric layer at a first etch rate to remove said sacrificial portion of the gate dielectric over the channel region. The gate dielectric is then annealed in an inert ambient maintained at an anneal temperature for an anneal duration. Thereafter, a conductive gate structure is formed on the gate dielectric aligned over the channel region of the semiconductor substrate and a pair of s/d structures are formed in a pair of s/d regions respectively of said semiconductor substrate. The pair of s/d regions are laterally displaced on either side of the channel region of the semiconductor substrate.

REFERENCES:
patent: 4776925 (1988-10-01), Fossum et al.
patent: 4897368 (1990-01-01), Kobushi et al.
patent: 4914046 (1990-04-01), Tobin et al.
patent: 5296411 (1994-03-01), Gardner et al.
patent: 5316981 (1994-05-01), Gardner et al.
patent: 5330935 (1994-07-01), Dobuzinsky et al.
patent: 5332692 (1994-07-01), Saitoh
patent: 5350698 (1994-09-01), Huang et al.
patent: 5360769 (1994-11-01), Thakur et al.
patent: 5397720 (1995-03-01), Kwong et al.
patent: 5468974 (1995-11-01), Aronowitz et al.
patent: 5538923 (1996-07-01), Gardner et al.
patent: 5541141 (1996-07-01), Cho
patent: 5567638 (1996-10-01), Lin et al.
patent: 5674788 (1997-10-01), Wristers et al.
Wolf, Stanley, Ph.D., Silicon Processing for the VLSI Era, vol. 1: Process Technology, 1986, p. 183.
Wolf, Stanley, Ph.D., Silicon Processing for the VLSI Era, vol. 3: The Submicron Mosfet, 1995, p. 438.
Ghandhi, "VLSI Fabrication Principles: Silicon and Gallium Arsenide", pp. 639-642, 1994.

Affiliated with

Also associated with

Rating

Controlled oxide growth and highly selective etchback technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Controlled oxide growth and highly selective etchback technique , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlled oxide growth and highly selective etchback technique will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2046964